1 / 8

EE573 Introduction to VLSI Systems

EE573 Introduction to VLSI Systems. Course Objectives. (Target Expertise) Extraction of specification of embedded systems and SoC therein Methodology-based design considering verification, testing and manufacturing (Enabling skills) Thorough thinking

beate
Download Presentation

EE573 Introduction to VLSI Systems

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. EE573 Introduction to VLSI Systems

  2. Course Objectives • (Target Expertise) • Extraction of specification of embedded systems and SoC therein • Methodology-based design considering verification, testing and manufacturing • (Enabling skills) • Thorough thinking • Effective Communication (questioning, discussion, presentation)

  3. Course operation (1) • Lecturer provides, for each agenda ; • Motivation, concept, and examples • Questions • References • Students are expected to ; • Answer the questions and develop their own questions • Actively participate in the discussion (on/off course)

  4. Course Operation (2) • Each student submits short AQDQ (Answer Questions and Develop Questions) summary on the previous lecture every Tuesday to the internet site. • Brief discussion on the gathered questions could follow in the next class.

  5. Teaching Assistant • 이승한 씨

  6. Web Site

  7. Performance evaluation • Mid-term (15%) • Final exam (15%) • Quiz & Homework (10%) ; 5~10 times • Design projects (30%) ; 3 projects (SPICE, layout, Verilog HDL) • Quality of AmQDyQ summary (15%) ; ~5 times • Submit 1-page summary to web-site and paper copy. • Participation in, and contribution to the discussion in-course and on-line (15% =10% in-course + 5% on-line)

  8. Student Profile • Name, ID number, photo • Motivation for attending the course, • Area of interest • Brief resume • Background ; SPICE, HDL (Verilog, VHDL), layout • Academic career • Future work plan • Similar courses attended • Textbook • Other comments

More Related