1 / 5

Ciphering in GSM

BTS. BTS. BTS. A5 Encryption. Ciphering in GSM. Mobile Stations. Base Station Subsystem. Network Management. Subscriber and terminal equipment databases. OMC. Exchange System. VLR. MSC. BSC. HLR. AUC. EIR. Ciphering in GSM. FRAME NUMBER. K c. FRAME NUMBER. K c. A5. A5.

beatricen
Download Presentation

Ciphering in GSM

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript


  1. BTS BTS BTS A5 Encryption Ciphering in GSM Mobile Stations Base Station Subsystem Network Management Subscriber and terminal equipment databases OMC Exchange System VLR MSC BSC HLR AUC EIR

  2. Ciphering in GSM FRAME NUMBER Kc FRAME NUMBER Kc A5 A5 CIPHERING SEQUENCE CIPHERING SEQUENCE CIPHERTEXT SEQUENCE PLAINTEXT SEQUENCE PLAINTEXT SEQUENCE Sender (Mobile Station or Network) Receiver (Network or Mobile Station)

  3. A5/1 Overview “Cryptography is a mixture of mathematics and muddle, and without the muddle the mathematics can be used against you.” - Ian Cassells, a former Bletchly Park cryptanalyst. • A5/1 is a stream cipher, which is initialized all over again for every frame sent. • Consists of 3 LFSRs of 19, 22, 23 bits length. • The 3 registers are clocked in a stop/go fashion using the majority rule. Parameters of the A5/1 Registers

  4. 18 17 16 1 0 1 21 20 22 0 0 1 0 R1 C1 clock control 21 20 0 1 1 1 R2 C2 0 0 R3 C3

  5. A5/1 : Operation • All 3 registers are zeroed • 64 cycles (without the stop/go clock) : • Each bit of KC (lsb to msb) is XOR'ed in parallel into the lsb's of the registers • 22 cycles (without the stop/go clock) : • Each bit of Fn (lsb to msb) is XOR'ed in parallel into the lsb's of the registers • 100 cycles with the stop/go clock control, discarding the output • 228 cycles with the stop/go clock control which produce the output bit sequence.

More Related