1 / 5

Interlaken Controller-Interlaken FEC (ILKN FEC)

We offer Interlaken IP Subsystem, High-speed chip to a chip interface protocol, Chip-to-Chip, and Die-to-Die connectivity, Forward Error Correction (FEC).

contentone
Download Presentation

Interlaken Controller-Interlaken FEC (ILKN FEC)

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Interlaken Controller-Interlaken FEC(ILKN FEC) • We offer Interlaken IP Subsystem, High speed chip to chip interface protocol, Chip-to-Chip and Die-to-Die connectivity, Forward Error Correction (FEC). • Interlaken IP is used by many applications including NPU, traffic management and switch fabrics. • Open-Silicon, a SiFive company, was a founding member of the Interlaken Alliance and supports silicon-proven Interlaken IP with over 75+ tier 1 customers on various technology and process nodes. • The IP includes a validation platform supporting up to 1.2Tbps (64K channels and 48 SerDes lanes) using a wide range of transceiver speeds and Forward Error Correction (FEC) engines.

  2. High Level Features • SOC Micro-architecture • RTL Design and Synthesis • Supports SerDes from 3.125Gbps to 112Gbps • Supports up to 64K channels • Supports Interlaken Look Aside protocol • Supports flow control (in band and out of band) • Supports bifurcation & aggregation with multi-core configuration • Supports flexible user interface options

  3. Key Features • Extending on the 8th generation of its Interlaken IP core, SiFive now introduces low latency version of the Chip-to-Chip and Die-to-Die connectivity Interlaken IP used across many applications. • Cutting edge technologies such as High Performance Computing (HPC) clusters, AI/ML chip clusters, IoT edge devices, networking, and switching fabrics are demanding high throughput data transfer from one chip to another at very low latency. • Interlaken-LL includes a validation platform supporting up to 256Gbps.

  4. Interlaken FEC(ILKN FEC)High Level Features • Supports 112G PAM4 SerDes • Supports Interlaken protocol and Ethernet protocol • Supports RS(544,514) • Supports configurable alignment marker (AM)

  5. Please do visit my website for in-depth information. Website: https://openfive.com/ Interlaken Controller: https://openfive.com/interlaken-ip-subsystems/

More Related