1 / 8

Spacer Lithography Technology

Spacer Lithography Technology. Xin Sun EE235 Presentation Feb 13, 2008. Outline. Introduction Spacer Lithography Process Discussion. IC Technology Advancement. Professor Tsu-Jae King Liu, FLCC Seminar 2006. Lithography Challenges. Continued Scaling of Feature Size Shorter wavelength

deo
Download Presentation

Spacer Lithography Technology

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Spacer Lithography Technology Xin Sun EE235 Presentation Feb 13, 2008

  2. Outline • Introduction • Spacer Lithography Process • Discussion

  3. IC Technology Advancement Professor Tsu-Jae King Liu, FLCC Seminar 2006

  4. Lithography Challenges • Continued Scaling of Feature Size • Shorter wavelength • Immersion lithography • Image quality • OPC • Irregularity of masks

  5. Spacer Lithography Process Yang-Kyu Choi, Ji Zhu, Jeff Grunes, Jeffrey Bokor, and Gabor. A. Somorjai, “Fabrication of Sub-10-nm Silicon Nanowire Arrays by Size Reduction Lithography,” J. Phys. Chem. B 2003, 3340-3343.

  6. Multiplication of Pattern Density 2n lines after n iterations of spacer lithography!

  7. Advantages • Sub-lithographic feature sizes • CVD film thickness determines feature size • Tighter CD control Gate formation by spacer lithography  uniform Lg Lg Gate formation by conventional lithography  non-uniform Lg Lg Y.-K. Choi et al., IEDM Technical Digest, pp. 259-262, 2002 Y.-K. Choi et al., IEEE Trans. Electron Devices, Vol. 49, p. 436, 2002

  8. Disadvantages • Several spacer lithography steps are needed to obtain different gate lengths. • Additional mask is needed. Geometrical regularity is preferred.

More Related