1 / 26

Network On Chip Cache Coherency

Network On Chip Cache Coherency. Midterm presentation Students: Zemer Tzach Kalifon Ethan Instructor: Walter Isaschar Spring 2008. Project’s General Concepts. Network On Chip - Cache Coherency. General Background. Modern CPU’s are based on CMP - Multi-Core Processor.

halden
Download Presentation

Network On Chip Cache Coherency

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript


  1. Network On Chip Cache Coherency Midterm presentation Students:ZemerTzach Kalifon Ethan Instructor: Walter Isaschar Spring 2008

  2. Project’s General Concepts Network On Chip - Cache Coherency

  3. General Background • Modern CPU’s are based on CMP - Multi-Core Processor. • Improved performance is achieved by “Distribution and Parallelism”. • Cores interact by using NoC – Network on Chip. Network On Chip - Cache Coherency

  4. NoC’s General Diagram Network On Chip - Cache Coherency 4

  5. NoC’s Characteristics Wormhole packet routing. Packet’s path is X-Y. Units can communicate simultaneously. Reduce power consumption. Scalability. Network On Chip - Cache Coherency 5

  6. Cache Coherency Definition: CMP cores use only up to date data. Originally, Cache Coherency in CMP was achieved by using a central memory control unit. Network On Chip - Cache Coherency 6

  7. Cache Coherency Protocol Nowadays Network On Chip - Cache Coherency 7

  8. Problem Description • Prior Cache Coherency protocols are irrelevant – NoC doesn’t have central unit. • Adding such unit will damage both NoC’s scalability and parallelism. Network On Chip - Cache Coherency

  9. Solution Requirements • Won’t affect main NoC’s characteristics (e.g. scalability). • Avoid “Hot Spots” and “Bottle Necks”. • Minimize use of NoC’s resources. Network On Chip - Cache Coherency

  10. Solution • Memory control distribution among a number of units according to memory spaces. • Placement of control units as part of the NoC. Network On Chip - Cache Coherency

  11. Solution Diagram Network On Chip - Cache Coherency

  12. Project’s Goals • Primary Goal: Design and implement Cache Coherency protocol for CMP. • Implement NoC (including NoC’s router). • Assemble CMP based on NoC. Network On Chip - Cache Coherency

  13. Design Architecture Network On Chip - Cache Coherency

  14. NoC Packet’s Structure • Packet is divided into flits. • There are four flit types: Start, Body, End and Idle. Network On Chip - Cache Coherency 14

  15. Flit’s Structure • Flit contain two fields: Data and Type. Network On Chip - Cache Coherency 15

  16. 5 Ports Router • Direct packets according to X-Y routing. • 5 ports – North, East, West, South and Processing Unit. • Processing Units are using the network’s communication protocol. • 2 Virtual Channels per port. Network On Chip - Cache Coherency

  17. 5 Ports Router Structure Network On Chip - Cache Coherency 17

  18. Input Port • Receives Flits from Router or from Processing unit. • Analyze and save the current packet direction. • Switch between Virtual Channels. Network On Chip - Cache Coherency

  19. Input Port Structure Network On Chip - Cache Coherency 19

  20. Output Port • Transmits Flits to Router or to Processing unit. • Each Virtual Channel save the currently serviced input port (CSIP). • Switch between Virtual Channels. Network On Chip - Cache Coherency

  21. Output Port Structure Network On Chip - Cache Coherency 21

  22. Cross Bar • Transfer Flits from Input Port to the matching Output Port. • Consists of 5 controllers – one for every Output Port. Network On Chip - Cache Coherency

  23. Cross Bar Structure Network On Chip - Cache Coherency 23

  24. Synthesis Parameters Network On Chip - Cache Coherency

  25. Project Schedule (1st Semester) • Familiarize with design tools – 3 weeks. • Familiarize with VirtexII Pro FPGA (application & components) – 4 weeks. • Design & Implement NoC’s router – 5 weeks. • Assemble CMP using our router implementation – 2 weeks. Network On Chip - Cache Coherency

  26. Project Schedule (2nd Semester) • Assemble CMP using our router implementation. • Design Cache Coherency protocol for CMP based on faculty research. • Implement the protocol as part of the assembled CMP. Network On Chip - Cache Coherency

More Related