1 / 5

Student: Khinich Fanny Instructor: Fiksman Evgeny

Technion - Israel institute of technology department of Electrical Engineering . הטכניון - מכון טכנולוגי לישראל הפקולטה להנדסת חשמל. המעבדה למערכות ספרתיות מהירות. High Speed Digital Systems Laboratory. Virtex II Pro FPGA Dynamic Reconfiguration. Student: Khinich Fanny

kagami
Download Presentation

Student: Khinich Fanny Instructor: Fiksman Evgeny

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Technion - Israel institute of technology department of Electrical Engineering הטכניון - מכון טכנולוגי לישראלהפקולטה להנדסת חשמל המעבדה למערכות ספרתיות מהירות High Speed Digital Systems Laboratory Virtex II Pro FPGA Dynamic Reconfiguration Student: Khinich Fanny Instructor: Fiksman Evgeny Spring semester 2007

  2. Abstract • Partial reconfiguration involves defining distinct portions of an FPGA design to be reconfigured while the rest of the device remains in active operation. • Active partial reconfiguration is done when the device is active.

  3. Configuration of Virtex II Pro Configuration Frame The smallest number of bits that can be read or written through the configuration interfaces is one frame. Configuration Interface A logical interface through which configuration commands and data can be read and written.

  4. Module-based Partial Reconfiguration Module-based Partial Reconfiguration is used when communication is needed between modules.

  5. System Architecture With PowerPC PPC405 BRAM RAM UART Controller Interface PLB OPB Reconfigurable Logic

More Related