1 / 18

2010 - 0.13um Test Chip Early Results

2010 - 0.13um Test Chip Early Results. D.S.S. 6/8/2010. Chip and Contents. Photo. Design. DAC Bias. Power on reset. VDC Spare Channel. VDC. VDC with Pre-Emphasis. VDC with Pre-Emphasis. CML Driver with Pre-Emphasis. Fixed Speed DORIC (40Mb/s). Fixed Speed DORIC (40M/s).

margie
Download Presentation

2010 - 0.13um Test Chip Early Results

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. 2010 - 0.13um Test ChipEarly Results D.S.S. 6/8/2010

  2. Chip and Contents Photo Design DAC Bias Power on reset VDC Spare Channel VDC VDC with Pre-Emphasis VDC with Pre-Emphasis CML Driver with Pre-Emphasis Fixed Speed DORIC (40Mb/s) Fixed Speed DORIC (40M/s) Fixed Speed DORIC (40Mb/s) Multi Speed DORIC / Spare FEI4 Command Decoders 8 Bit DACs

  3. VDC Overview • Power on reset circuit works • Chips power up with large VCSEL current / sufficient light with no command being sent • Test port works • Can steer other VDC channel received signal to spare • Can set DAC / VDC isetprogramatically • All 4 channels run error free at 5 Gb/s • This includes the spare with signal routed from the other VDC LVDS inputs • Need to check routing from VDC3 and VDC1 (should be fine) • As expected, careful tuning required • iset / tunepad extinction ratio • Eyes are not very good...

  4. VDC Test Setup Test Card Fiber Positioning Stage

  5. Light from the 4 VCSELs:Fiber Aligned Over VDC / VCSEL 2 Finisar 5Gb/s VCSEL Array Opto-Chip

  6. VDC 3 Without Pre-emphasis 5 Gb/s 4.8 Gb/s Measured with 4.5 GHz Optical Probe

  7. VDC 3 Without Pre-emphasis at 2.5 Gb/s • tomorrow

  8. Spare VDC Without Pre-emphasisSignal Routed from VDC 2 5 Gb/s 4.8 Gb/s

  9. Pre-emphasis Drive at 160 Mb/s Just to show it is working, the width / height is tunable

  10. VDC 2 With Pre-emphasis 5 Gb/s 4.8 Gb/s

  11. VDC 2 With Pre-emphasis at 2.5 Gb/s

  12. DORIC Overview • All channels work at 40 MB/s • Multi Speed version works at 40, 80, 160, and 320Mb/s • 160Mb/s and 320Mb/s sections need external bias tuning for proper operation • Steering works • Need to check all channels • FEI4 command decoder works???? • Hopefully we’ll know tomorrow!

  13. DORIC Test Card Test Card Zoomed to chip, opto-pack, and K.K. connector Using ULM 5Gb/s PIN

  14. DORIC Recovered Clock / Data @ 40Mb/s • tomorrow

  15. DORIC Recovered Clock / Data @ 80Mb/s • tomorrow

  16. DORIC Recovered Clock / Data @ 160Mb/s • tomorrow

  17. DORIC Recovered Clock / Data @ 320Mb/s • tomorrow

  18. DORIC Pk-Pk Clock Jitter / BER Thresholds • Pk-Pk Jitter • 40Mb/s = ?? • 80Mb/s = ?? • 160Mb/s = ?? • 320Mb/s = ?? • BER Threshold • 40Mb/s = ?? • 80Mb/s = ?? • 160Mb/s = ?? • 320Mb/s = ??

More Related