120 likes | 296 Views
Objectives. To familiarize with the function of the D flip- flop and it's operation.To Draw the schematic and the layout with clocked input Perform DRC check and generate LVSTo do the simulation and observed the output waveforms To Vary the output load(1pf to 5pf) and observed outputs . D Fl
E N D
1. Designing of a D Flip-FlopFinal ProjectECE 491
2. Objectives To familiarize with the function of the D flip- flop and it's operation.
To Draw the schematic and the layout with clocked input
Perform DRC check and generate LVS
To do the simulation and observed the output waveforms
To Vary the output load(1pf to 5pf) and observed outputs
3. D Flip Flop (Specification) A signal input and a clock signal is used
AMI-0.6micron process is used
Wp=7.5 u, Wn= 3.0 u, Ln=Lp=0.6u
Pre and Post-layout simulations using spectra
Rise time, Fall time and propagation delay increase for the loading effects
4. Why DFF Preferred type for integrated circuit applications (DFF)
S-R flip flop has indeterminate state when both inputs are high
The JKFF simplifies the RSFF truth table but keeps two inputs.
5. Symbol
6. Layout
7. Schematics
9. Results
10. Delay
11. Without load
12. Loading Effect
13. Negative Edged Trigger