1 / 1

Input channells connector 1 (34pins x 2)

PhLoM. Input channells connector 1 (34pins x 2). Jumper block. SN65LVDS33. JTAG connector. XILINX FPGA. 32. VME P1. XC2V1000-BG575 (1500,2000). TTC connector. 4. Output channells connector 2 (34pins x 2). XC18V04. DELAY LINES. 32. 32. 45. SN74ABTE16245 (246)DGGR.

reyna
Download Presentation

Input channells connector 1 (34pins x 2)

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript


  1. PhLoM Input channells connector 1 (34pins x 2) Jumper block SN65LVDS33 JTAG connector XILINX FPGA 32 VME P1 XC2V1000-BG575 (1500,2000) TTC connector 4 Output channells connector 2 (34pins x 2) XC18V04 DELAY LINES 32 32 45 SN74ABTE16245 (246)DGGR FAIRCHILD 100324 SN74CBTD16211DGGR SN65LVDM1676 VME P2 HPTDC Mezzanine card 64-pins connector HPTDC

More Related