'Process resetn' presentation slideshows

CS/EE 3700 : Fundamentals of Digital System Design

953 views • 68 slides

Figure 10.1 A flip-flop with an enable input

E. 0. Q. Q. D. R. 1. Clock. Q. Figure 10.1 A flip-flop with an enable input. LIBRARY ieee ; USE ieee.std_logic_1164.all ; ENTITY rege IS PORT ( R, Resetn, E, Clock : IN STD_LOGIC ; Q : BUFFER STD_LOGIC ) ; END rege ; ARCHITECTURE Behavior OF rege IS BEGIN

800 views • 66 slides