'Use tilda' presentation slideshows

Half Adder

Half Adder . Sec. 3.10 Sec. 4.5, 4.12. Schedule. Test #1: Beginning of March. Outline. Transition from Verilog to Digital Logic Observations Verilog Lesson Application: Half Adder. Observations. Lab submissions are due at the beginning of the next lab, i.e. the following Thursday.

528 views • 27 slides