1 / 14

Microprocessors

Microprocessors. AMD Hammer AMD’s High Stakes RISC Entry May 2 nd , 2002. AMD Hammer. For all the usual reasons, AMD feels that it must address 64-bit computing. AMD has decided NOT to follow Intel Instead it will generate its own 64-bit version of the ia32 architecture.

shiri
Download Presentation

Microprocessors

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript


  1. Microprocessors AMD Hammer AMD’s High Stakes RISC Entry May 2nd, 2002

  2. AMD Hammer • For all the usual reasons, AMD feels that it must address 64-bit computing. • AMD has decided NOT to follow Intel • Instead it will generate its own 64-bit version of the ia32 architecture. • The general name is Hammer • Sledge-hammer, the first chip, soon! • A reference for full information: http://www.amd.com/us-en/assets/content_type/DownloadableAssets/MPF_Hammer_Presentation.PDF

  3. Public Specification • All aspects of this chip developed in public • Announced at Linux World • Uses GNU/Linux as native 64-bit OS • Public specification at www.x86-64.org • X86-64 is the official designation • Hammer is like Pentium (wi different models) • X86-64 is like ia32 or ia64 (architecture)

  4. Hammer Basics • In the same way that the 386 extended the 286 architecture from 16 to 32 bits, Hammer extends from 32-64 bits. • This is NOT a new architecture • Hammer is 100% upwards compatible with the ia32, and can run any ia32 program unchanged. • And the ia32 program will run fast, getting many of the benefits of the hammer.

  5. The Move to 64-bit • Enhancements • Add 8 new integer registers • Add PC relative addressing • Add full support for SSE/SSEII floating-point • Including 16 registers • Additional registers added with prefixes • Prefixes specify addressing modes • Prefixes specify additional registers

  6. 64-bit Addressing • 48-bit virtual addresses • As opposed to 32-bit on ia32 • Allows 256 terabytes of virtual memory • (but not a full 64 bits, though this could be added relatively easily later, since addresses are always handled in 64 bit registers) • 40-bit physical addresses • As opposed to 32-bit on ia32 • Allows for one terabyte (1000 gig) phys mem

  7. Register Structure • 16 SSE Floating-Point registers 128-bits • 16 integer registers • E.g. RAX • Low 32 bits is EAX • Low 16 bits is AX (and also AH, AL) • Extra registers are R8-R15 • 8 x87 registers for compatibility (80 bits) • One 64-bit program counter • Low order 32 bits is EIP

  8. Advantages of CISC and RISC • Code density of CISC • Register usage and ABI models of RISC • Easy application of standard optimization algorithms.

  9. SpecInt 2000 Code Generation • Code size grows less than 10% • Due mostly to instruction prefixes • Static instruction count shrinks by 10% • Dynamic instruction count shrinks by 5% • Dynanic load/store count shrinks by 20% • All without specific code optimizations

  10. Summary (AMD advertising ) • Processor is fully x86 capable • Full native performance with 32-bit apps • Full compatibility (BIOS, OS, Drivers) • Flexible deployment • Best in class 32-bit x86 performance • Excellent 64-bit instruction execution when needed • Server/Workstation/Desktop/Mobile • Share common architecture, OS, etc

  11. Architecture • Nine pipelines (3 fpt, 3 integer, 3 address) • Integer pipeline has 12 stages (very deep) • Accurate branch prediction • A lot of effort put in here! • Large TLB (virtual memory lookup table) • 512 entries for data • 512 entries for instructions • Integrated memory controller

  12. Memory • All memory is ECC protected • L1 Data cache • L2 cache • DRAM • ECC stands for error correcting code • Detect all 2 bit errors • Auto-correct any single bit error • Useful for server/critical applications

  13. Input-Output and Multi-Processing • Very high bandwidth I/O • Planned for server applications • Multi-processing built in • Can have 2-8 processors • Memory appears flat and fully coherent • 25 gigabytes/second between processors • 8 gigabytes/second to/from memory

  14. Conclusion • AMD and Intel go head to head • But with totally different technologies • Fascinating  • Many other references on net • Do google search for AMD Hammer • A good non-AMD reference is http://www.anandtech.com/showdoc.html?i=1546

More Related