1 / 7

Read Timing

Read Timing. Memory Access Time. Memory Access Time Starts when Address Appears on the Address Bus Ends when Data is sampled by the processor Memory Access Time is approximately 3 T states. Memory Access Time. Address appears after T CLAV (Address Valid Delay) time

ulema
Download Presentation

Read Timing

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript


  1. Read Timing Lecture 05

  2. Memory Access Time • Memory Access Time • Starts when Address Appears on the Address Bus • Ends when Data is sampled by the processor • Memory Access Time is approximately 3 T states Lecture 05

  3. Memory Access Time • Address appears after • TCLAV (Address Valid Delay) time • 110 nsec if clock is 5 MHz • Data should be setup at least • TDVCL (Data in Setup Time) time before it is latched by processor • 30 nsec if clock 5 MHz • Memory Access Time = 600 – 110 – 30 = 460 nsec Lecture 05

  4. Memory Write • Data is written at trailing edge of WR*signal • Data has to be held stable for a minimum time period (Data Hold Time) • TWHDX (Data Hold Time after WR*) Data held after WR* signal • 88 nsec if clock 5 MHz • Hold time for Memory is 0 nsec Lecture 05

  5. Ready Signal and the Wait State • READY input causes WAIT states for slower memory and IO • WAIT State is an extra clocking period TW inserted between T2 and T3 • READY synchronization circuitry inside 8284 Clock generator synchronizes the insertion of WAIT States Lecture 05

  6. WAIT States Lecture 05

  7. WAIT States Lecture 05

More Related