1 / 21

Redesign control FSM of a multicycle MIPS processor with low power state encoding

Redesign control FSM of a multicycle MIPS processor with low power state encoding. Introduction. Mealy and Moore FSMs. Introduction. MultiCycle MIPS controller is actually a moore FSM. 0000 (0). Fetch. 0001 (1). Decode. J. B. Exception. lw, sw. R. lw. 0010 (2). 0011 (3).

abie
Download Presentation

Redesign control FSM of a multicycle MIPS processor with low power state encoding

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Redesign control FSM of a multicycle MIPS processor with low power state encoding

  2. Introduction Mealy and Moore FSMs

  3. Introduction MultiCycle MIPS controller is actually a moore FSM

  4. 0000 (0) Fetch 0001 (1) Decode J B Exception lw, sw R lw 0010 (2) 0011 (3) 0100 (4) 0101 (5) 0110 (6) 0111 (7) sw 1000 (8) 1001 (9) 1010 (10) Random Encoding 1 1 2 2 1 3 1 2 2 3 2 2 3 2 2 1

  5. 0000 (0) Fetch 0001 (1) Decode J B Exception lw, sw R lw 0111 (7) 0101 (5) 0011 (3) 1000 (8) 1001 (9) 1010 (10) sw 0110 (6) 0100 (4) 0010 (2) Optimized encoding 1 1 3 1 2 1 1 1 1 1 1 2 2 2 1 1

  6. Encoding Algorithm Finding absolute optimal state encoding is NP hard, but there are some huristics: One Level Tree (OLT) [1] POW3 [2] Spanning Tree Based (STB) WCEC (Weakly Crossed Edge Cuts Ecoding) [1] Baccheta P., L. Daldoss, D. Sciuto and C. Silvano, “Lower- Power State Assignment Techniques for Finite State Machines”, IEEE International Symposium on Circuits and Systems (ISCAS’00), 2000, pp.II-641-II-644. [2] Benini L. and G. De Micheli, “State Assignment for Lower Power Dissipation”, IEEE Journal of Solid State Circuits, vol. 30, no 3, 1995, pp. 258-268.

  7. Verilog code • States must be explicitly specified by the user. This can be done by explicitly using the bit pattern (e.g., 3’b101), or by defining a parameter (e.g., parameter s3 3’b101) and using the parameter as the case item.

  8. Part of Verilog code

  9. Ways to further reduce Power State duplication: Switching activity reduced from 1.27 to 1.17

  10. 0000 (0) 0001 (1) 0111 (7) 0101 (5) 0011 (3) 1101 (13) 1011 (11) 1000 (8) sw 0110 (6) 0100 (4) 0010 (2) 1001 (9) Duplicate Fetch (12 states) Fetch1 Decode 1 1 1 2 J Exception B lw, sw 2 2 R lw 1 1 1 1 1 1 1 Fetch2 1 1 2 1

  11. 0000 (0) Fetch 0001 (1) Decode J B Exception lw, sw R lw 0111 (7) 0101 (5) 0011 (3) 1000 (8) 1001 (9) 1010 (10) sw 0110 (6) 0100 (4) 0010 (2) 11 states

  12. One Hot Encoding • E.g. 4 states need 4 flip flops. • Only one flop will be active ("hot") in a state. 1000 (8) 0001 (1) 0010 (2) 0100 (4)

  13. Advantages Low power (since only one toggle when state changes) Simple decoding logic. (Greatly reduces the complexity of CL)Popular method is onehot. FPGA has lot of registers compared to CPLD. so onehot is more suitable for FPGA

  14. 0000 (0) Fetch 0001 (1) Decode J B Exception lw, sw R lw 0111 (7) 0101 (5) 0011 (3) 1000 (8) 1001 (9) 1010 (10) sw 0110 (6) 0100 (4) 0010 (2) Clock gating

  15. Clock gating D Q Gating signal clk

  16. Binary (optimized)

  17. Duplicated

  18. Onehot

  19. Experiment results (powersim)

  20. Conclusion

  21. Thank You!Questions?

More Related