1 / 20

Engineering Test Coverage on Complex Sockets

Engineering Test Coverage on Complex Sockets. Myron Schneider. Purpose. Obtain the maximum possible test coverage on a complex socket with a reliable and cost-effective approach. … including fixed pins and inaccessible pins. Outline. The Importance of Socket Test Coverage

ady
Download Presentation

Engineering Test Coverage on Complex Sockets

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Engineering Test Coverage on Complex Sockets Myron Schneider

  2. Purpose • Obtain the maximum possible test coverage on a complex socket with a reliable and cost-effective approach. • … including fixed pins and inaccessible pins

  3. Outline • The Importance of Socket Test Coverage • Pin Classification for the Purposes of Test • Socket Test Methods • Engineered Interposer Design • Results

  4. Why is test coverage on sockets important? • Highly integrated target devices • Interconnect matters more • Increased pin density • More emphasis on signal integrity • Grounds are not trivial • Coverage  Quality 4

  5. Socket F 1207

  6. Pin Classification • All pins are not equal for the purposes of test. The effectiveness of some test methods depends on the functionality of the pin tested. • Signal Pins • Fixed Pins Used for Signal Integrity • Fixed Pins Used for Power Distribution • Inaccessible Pins

  7. Example Socket Pin Classification

  8. Socket Test Methods • Automated X-Ray Inspection • Functional • Silicon Surrogates • Vector-less test with Network Parameter Measurement (NPM) 8

  9. Engineered Interposer • Utilizes vector-less test since it is an unpowered, cheap, and proven technology • Engineers relationships on a mating PCB to extend NPM technology

  10. Interposer and Sense Plate

  11. Four Pin Electrical Model

  12. Engineering Relationships

  13. Primary Design Constraints • Low Cost • FR4 • Fast turn-around • Standard-cell design and automatic netlist generator • Reliable coverage on maximum number of pins • Engineered redundancy

  14. Interposer Design • Look at CPU datasheet to match all dimensions, pad size and pitch • Find locations of all fixed and inaccessible pins (coverage slightly negotiable) • Run netlist generator software • Layout board • 1.5 days

  15. Interposer PCB

  16. Diagnostic Software • Needs netlist output to know which relationships are engineered • Accounts for possible variations in interposers, DUTs, insertions, etc. • Aided by statistical methods and engineered redundancy

  17. Results – Seeded Faults • Goal: Validate theory and test out first pass algorithm • 26 seeded defects introduced • Initial algorithm caught all but 3

  18. Socket 1207 Pin Classification and Seeded Defects

  19. Results – Production Run • Goal: Use larger sample of boards (that had passed functional test) to investigate algorithm stability and to catch real random defects. • 88 sockets • Found 2 defective pins on 1 socket • No other pins indicted

  20. Conclusion • Effective • Quick to design • Cheap • Low false calls

More Related