1 / 1

Link technology: baseline and possible fall-back solutions

Link technology: baseline and possible fall-back solutions. Link type parallel data rate mass o/e driver modularity cost Asfr on/offMCM max./ATLAS prod . (1) Nat-Sem. LVDS 40/40Mb  E any 1*10bit 2*20+cable on

akio
Download Presentation

Link technology: baseline and possible fall-back solutions

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Link technology: baseline and possible fall-back solutions Link type parallel data rate mass o/e driver modularity cost Asfr on/offMCM max./ATLASprod. (1) Nat-Sem. LVDS 40/40Mb E any 1*10bit 2*20+cable on (2) HP G-link 20bit ~60/40 ?Eany 2*10bit2*100+cable on ? (3) Gbit ethernet/fibre channel ~120/120  E(any) 3*(8+2)bitcheap ? (4) infineon Paroli (DC type) 500/480  OVirtexE 22*12bit2*450+300 off (5) Gore/AMP optical ? Olink chip ? ? ? off Is the LVDS/TTCRx problem considered a serious threat to our design? (2) will G-link be available as dies by the time needed. Do we have to reconsider connectors. (3) some chips allow for wide clock range. Most require 8b/10b encode by user (4) is the modularity acceptable? Availability? Do we need any fall-back solution at all ? If so, do we have to carry out tests ?

More Related