1 / 13

8051-Controlled Speedo for Trolley on Inclined Ramp

Implementing advanced technology to replace outdated systems, optimizing operator time, and ensuring accuracy and reliability in speed calculations for trolley movement on inclined ramps. Includes details about employed technologies, research goals, implementation schedule, and contingency plans.

alika-dyer
Download Presentation

8051-Controlled Speedo for Trolley on Inclined Ramp

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Darren's Project Presentation 8051 Controlled Speedo For a Trolley On An Inclined Ramp

  2. Background: Technology Being Replaced • Outgoing technology includes: • Bulky DC Power Supply • Optical Sensor • Portable Digital Scope • Pen, Paper & Calculator

  3. Background: Spec provided. • Design Spec. provided by ANECTO Ltd. • Simple device set-up • User friendly display module • Idiot-proof operation • Easily verified output (by operator if possible) • Clear & concise documentation

  4. Operator Time Optimization • Replacement device will eliminate slow & unreliable operator calculations • Faster test set-up • Errors will be avoided • Reduced cost to the paying customer

  5. Main Technologies Employed • 8051 Microcontroller • SX-461 Opto-switch • LCD Display • Capable of independent operation • System to be expanded to relay it’s readings to PC • Serial or USB? • Reliability Issues? • Connectivity?

  6. 8051 Development Board • 62 Kbytes On-Chip Flash/EE Program Memory • Sufficient for reasonably large source code • Built in Interrupt based timer • Can be configured for 16-bit operation • On-board Serial communications

  7. PC Based User Interface • System to receive data from core test unit • Data from various tests to be stored & easily accessed • Statistical analysis to be carried out on acquired data • PC Interface to transmit calibration data back to the core test unit

  8. Research & Implementation Goals • Re-acquaint myself with the 8051 • Implement & test all basic functions required • Much of the code design is completed • Construct a standalone, fully enclosed unit ready for initial use & testing (ASAP) • Testing of Serial/USB functionality thereafter • Finally, a PC based application will be constructed

  9. Goals (Monthly) • November • Installation of the basic unit for parallel operation with existing system • December • Functional system in place & verified • January • PC based application to be complete & in testing • Febuary • System complete & write-up underway

  10. Review Schedule • Reviews may be at any point you wish • Weekly e-mail will detail progress • Full review after each major milestone

  11. Contingency for Change of Plan • There will be several months available for tidying up the code & hardware towards the end of the project • If a deadline is overshot the time will have to be made up ahead of the next one

  12. Initial Strategy • Construction of the Development System as a test-bench unit • 8051 Dev. Board & PSU • LCD & PSU • Optical sensor & PSU • Installation & test of a rudimentary unit • Integrated system with only one PSU for the core unit • Further development to follow

  13. Closing Slide • Any Questions?

More Related