1 / 11

Figure 7.40 Two-stage CMOS op-amp configuration.

Figure 7.40 Two-stage CMOS op-amp configuration. Figure 7.40 Two-stage CMOS op-amp configuration. DA with Active Load First Stage. Bias Current Circuit. Output Stage. Differential Amplifier. Frequency Compensation. Active Load. Equivalent Circuit. Equivalent Circuit. Voltage Gain.

astra
Download Presentation

Figure 7.40 Two-stage CMOS op-amp configuration.

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Figure 7.40 Two-stage CMOS op-amp configuration.

  2. Figure 7.40 Two-stage CMOS op-amp configuration. DA with Active Load First Stage Bias Current Circuit Output Stage Differential Amplifier Frequency Compensation Active Load

  3. Equivalent Circuit

  4. Equivalent Circuit

  5. Voltage Gain Voltage Gain of the Op Amp is the product of A1 & A2

  6. Example 7.3

  7. Figure 7.41 Equivalent circuit of the op amp in Fig. 7.40.

  8. Figure 7.41 Equivalent circuit of the op amp in Fig. 7.40. @ Node D2 @ Node D6

  9. Figure 7.41 Equivalent circuit of the op amp in Fig. 7.40.

  10. Figure 7.42 Bias circuit for the CMOS op amp.

  11. Figure 7.42 Bias circuit for the CMOS op amp.

More Related