90 likes | 188 Views
Multiprocessors II. Andreas Klappenecker CPSC321 Computer Architecture. The AMD Opteron (Topic suggested by Paul Krizak). Main features . 64 bit processor backwards compatible HyperTransport Double Data Rate (DDR) memory controller. The Opteron Architecture. Caches.
E N D
Multiprocessors II Andreas Klappenecker CPSC321 Computer Architecture
The AMD Opteron (Topic suggested by Paul Krizak)
Main features • 64 bit processor • backwards compatible • HyperTransport • Double Data Rate (DDR) memory controller
Caches • 64 Kbytes L1 data cache • two-way set associative • 64 Kbytes L1 instruction cache • two-way set associative • L2 cache for both instruction and data • 16-way set associative • data cache protected by ECC • if a cache line contains an instruction, then ECC bits store predecode and branch prediction information
HyperTransport • Each processor has three data links • two for communication between processors • one for I/O • Data rate is 3.2 Gbytes/s each direction Consequence: SMP capability