1 / 44

March 16, 2001 Prof. David A. Patterson Computer Science 252 Spring 2001

CS252 Graduate Computer Architecture Lecture 16: Instruction Level Parallelism and Dynamic Execution #1:. March 16, 2001 Prof. David A. Patterson Computer Science 252 Spring 2001. Instruction stream. 3 Load/Buffers. FU count down. 3 FP Adder R.S. 2 FP Mult R.S. Clock cycle counter.

Download Presentation

March 16, 2001 Prof. David A. Patterson Computer Science 252 Spring 2001

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript


  1. CS252Graduate Computer ArchitectureLecture 16: Instruction Level Parallelism and Dynamic Execution #1: March 16, 2001 Prof. David A. Patterson Computer Science 252 Spring 2001

  2. Instruction stream 3 Load/Buffers FU count down 3 FP Adder R.S. 2 FP Mult R.S. Clock cycle counter Tomasulo Example

  3. Tomasulo Example Cycle 1

  4. Tomasulo Example Cycle 2 Note: Can have multiple loads outstanding

  5. Tomasulo Example Cycle 3 • Note: registers names are removed (“renamed”) in Reservation Stations; MULT issued • Load1 completing; what is waiting for Load1?

  6. Tomasulo Example Cycle 4 • Load2 completing; what is waiting for Load2?

  7. Tomasulo Example Cycle 5 • Timer starts down for Add1, Mult1

  8. Tomasulo Example Cycle 6 • Issue ADDD here despite name dependency on F6?

  9. Tomasulo Example Cycle 7 • Add1 (SUBD) completing; what is waiting for it?

  10. Tomasulo Example Cycle 8

  11. Tomasulo Example Cycle 9

  12. Tomasulo Example Cycle 10 • Add2 (ADDD) completing; what is waiting for it?

  13. Tomasulo Example Cycle 11 • Write result of ADDD here? • All quick instructions complete in this cycle!

  14. Tomasulo Example Cycle 12

  15. Tomasulo Example Cycle 13

  16. Tomasulo Example Cycle 14

  17. Tomasulo Example Cycle 15 • Mult1 (MULTD) completing; what is waiting for it?

  18. Tomasulo Example Cycle 16 • Just waiting for Mult2 (DIVD) to complete

  19. Faster than light computation(skip a couple of cycles)

  20. Tomasulo Example Cycle 55

  21. Tomasulo Example Cycle 56 • Mult2 (DIVD) is completing; what is waiting for it?

  22. Tomasulo Example Cycle 57 • Once again: In-order issue, out-of-order execution and out-of-order completion.

  23. Tomasulo Loop Example Loop: LD F0 0 R1 MULTD F4 F0 F2 SD F4 0 R1 SUBI R1 R1 #8 BNEZ R1 Loop • This time assume Multiply takes 4 clocks • Assume 1st load takes 8 clocks (L1 cache miss), 2nd load takes 1 clock (hit) • To be clear, will show clocks for SUBI, BNEZ • Reality: integer instructions ahead of Fl. Pt. Instructions • Show 2 iterations

  24. Iter- ation Count Added Store Buffers Instruction Loop Value of Register used for address, iteration control Loop Example

  25. Loop Example Cycle 1

  26. Loop Example Cycle 2

  27. Loop Example Cycle 3 • Implicit renaming sets up data flow graph

  28. Loop Example Cycle 4 • Dispatching SUBI Instruction (not in FP queue)

  29. Loop Example Cycle 5 • And, BNEZ instruction (not in FP queue)

  30. Loop Example Cycle 6 • Notice that F0 never sees Load from location 80

  31. Loop Example Cycle 7 • Register file completely detached from computation • First and Second iteration completely overlapped

  32. Loop Example Cycle 8

  33. Loop Example Cycle 9 • Load1 completing: who is waiting? • Note: Dispatching SUBI

  34. Loop Example Cycle 10 • Load2 completing: who is waiting? • Note: Dispatching BNEZ

  35. Loop Example Cycle 11 • Next load in sequence

  36. Loop Example Cycle 12 • Why not issue third multiply?

  37. Loop Example Cycle 13 • Why not issue third store?

  38. Loop Example Cycle 14 • Mult1 completing. Who is waiting?

  39. Loop Example Cycle 15 • Mult2 completing. Who is waiting?

  40. Loop Example Cycle 16

  41. Loop Example Cycle 17

  42. Loop Example Cycle 18

  43. Loop Example Cycle 19

  44. Loop Example Cycle 20 • Once again: In-order issue, out-of-order execution and out-of-order completion.

More Related