1 / 11

Timing Abstraction

Timing Abstraction. Pirouz Bazargan Sabet. Patricia Renault. Dominique Le Dû. Abstraction. Netlist Tr, C, R. Functional Abstraction. Netlist of Gates, C, R. Timing Abstraction. Gate Del ays. a. b. a. F up = b. + a. b. F up = F down. Functional Abstraction.

beulah
Download Presentation

Timing Abstraction

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Timing Abstraction Pirouz Bazargan Sabet Patricia Renault Dominique Le Dû

  2. Abstraction Netlist Tr, C, R Functional Abstraction Netlist of Gates, C, R Timing Abstraction Gate Del ays

  3. a b a Fup = b + a b Fup = Fdown Functional Abstraction follow the current paths Fdown = a . b

  4. Fup . Fdown = c.d.(aÅb) c=d Fup = cb + ca Fup + Fdown = c.d Functional Abstraction Fup = db + ca c Fdown = db + ca conflict a d tri-state b functional view ¹ timing view

  5. y xi Delay Evaluation Accurate delay using electrical simulation Simulation of each configuration : 1 input switching while others are in steady state

  6. d c b a x x x x x x x x x Fup = cb + ca x x x Delay Evaluation Fup = db + ca c Fdown = db + ca a d b

  7. Delay Evaluation sources of correlation Include the gates until reaching the sources of correlation • size • some correlations are not useful • number of configurations

  8. Delay Evaluation sources of correlation Explore the supergate to identify the configurations to be simulated Functional exploration

  9. Fup = cb + ca x x Delay Evaluation Fup = db + ca c Fdown = db + ca a d d c b a b x x x x x x x x x x x x

  10. x Delay Evaluation Functional correlation : b a inputs configs timing correlation transition delay between a and b depends on the delay of the gates involved in the supergate Electrical simulations should be done regarding the gates’ graph

  11. Delay Evaluation Timing dependency

More Related