Logic Synthesis Verification

Feb 25, 2013

530 likes | 643 Views

Share Presentation

Embed Code

Link

bibiana

Download Presentation

Logic Synthesis Verification

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

Logic Synthesis

Logic Synthesis. Algebraic Division. Factorization. Given a SOP, how do we generate a “good” factored form find a good divisor apply the actual division results in quotient and remainder Analogous to Division: is central in many operations, including factoring decomposition substitution

995 views • 46 slides

Logic Synthesis

Logic Synthesis. CNF Satisfiability. CNF Formula’s. Product of Sum (POS) representation of Boolean function Describes solution using a set of constraints very handy in many applications because new constraints can just be added to the list of existing constraints very common in AI community

429 views • 12 slides

Logic Synthesis

Logic Synthesis. Introduction . Organization. Instructor: Adnan Aziz ACE 6.120 Email: adnan AT ece utexas edu Web: www.ece.utexas.edu/~adnan GPS: Longitude 30.287253, Latitude -97.736832 Office Hours: MW, 10:00am – 11:00am. Grading. Homework (~ 8 homeworks):

624 views • 35 slides

Logic Synthesis

Logic Synthesis. Timing Optimization. Restructuring for Timing Optimization. Outline: Definitions and problem statement Overview of techniques (motivated by adders) Tree height reduction (THR) Generalized bypass transform (GBX) Generalized select transform (GST) Partial collapsing .

345 views • 19 slides

Logic Synthesis

Logic Synthesis. Factored Forms. Factored Forms. Example: (ad+b’c)(c+d’(e+ac’))+(d+e)fg Advantages good representative of logic complexity f=ad+ae+bd+be+cd+ce f’=a’b’c’+d’e’  f=(a+b+c)(d+e)

596 views • 25 slides

Logic Synthesis

Logic Synthesis. Multi-Valued Logic. Multi-Valued Logic. Up to now… two-valued synthesis Binary variables take only values {0, 1} Multi-Valued logic Multi-valued variable X i can take on values P i = {0,…,|P i |-1} (integers - but no ordering implied)

423 views • 20 slides

Logic Synthesis

Logic Synthesis. Two-Level Minimization I. Quine-McCluskey Procedure (Exact). Given G’ and D (covers for F = (f,d,r) and d), find a minimum cover G of primes where: f  G  f+d (G is a prime cover of F ) Q-M Procedure:

534 views • 25 slides

Logic Synthesis

Logic Synthesis. Exploiting Don’t Cares in Logic Minimization. Node Minimization . Problem: Given a Boolean network, optimize it by minimizing each node as much as possible. Note:

804 views • 59 slides

Logic Synthesis

Outline Logic Synthesis Problem Logic Specification Two-Level Logic Optimization Goal Understand logic synthesis problem Understand logic optimization problem From Hank Walker. Logic Synthesis. Map from logic equations to gate-level combinational logic will consider FSM synthesis later

534 views • 24 slides

Logic Synthesis

Logic Synthesis. Sequential Synthesis. Introduction. Design optimization from System level to layout far too complex to approach in one big step Þ divide and conquer approach with fine tuned balance between capability to apply clean mathematical modeling and abstraction

447 views • 30 slides

Dynamic Logic Synthesis

Dynamic Logic Synthesis. Basic Domino CMOS Gate. precharge transistor. inverting buffer. N logic. evaluate transistor. Clock . Constraint for Implementing Logic with Domino Gates. Inverter-free logic (Unate)

282 views • 13 slides

Logic Synthesis

Logic Synthesis. Two-Level Minimization II. ESPRESSO Illustrated. ESPRESSO - Heuristic Two-Level Minimization. IRREDUNDANT. Problem: Given a cover of cubes {c i }, find a minimum subset {c i k } that is also a cover, i.e. Idea 1:

629 views • 42 slides

REVERSIBLE LOGIC SYNTHESIS

REVERSIBLE LOGIC SYNTHESIS. Overview of the Presentation. 1. Introduction. 2. Design of a Reversible Full-adder Circuit. Part 1. Introduction. What is Reversible Logic / Reversibility ?. The gate/circuit that does not loose information is called reversible.

999 views • 36 slides

Logic Synthesis

assign z=a&b. a. z. b. Logic Synthesis. What is Synthesis. synthesis / sin th siss/

348 views • 22 slides

ENG3190 Logic Synthesis

ENG3190 Logic Synthesis. General Information Handout Winter 2014, January 7 th. Shawki Areibi. Office, Email, Phone Office: 2335, EXT 53819 Email: sareibi@uoguelph.ca Web: http://www.uoguelph.ca/~sareibi Office Hours: M/F 2:00-3:00 PM. PhD, Waterloo 1995. Research Interests

549 views • 19 slides

Logic Synthesis

Logic Synthesis. Minimization of Boolean logic Technology-independent mapping Objective: minimize # of implicants, # of literals, etc. Not directly related to precise technology (# transistors), but correlated – consistent with objectives for any technology Technology-dependent mapping

586 views • 39 slides

Logic Synthesis 4

Outline Multi-Level Logic Synthesis Multi-Level Logic Minimization Goal Understand multi-level logic synthesis algorithms. Logic Synthesis 4. Multilevel Logic Interactive Synthesis System - MIS perform logic optimization by factoring equations similar to SOCRATES weak division Goals

367 views • 14 slides

Logic Verification 1

Outline Logic Verification Problem Verification Approaches Recursive Learning Approach Goal Understand verification problem Understand HANNIBAL algorithms. Logic Verification 1. Problem verify that two logic circuits are functionally equivalent both cover the same ON-set

294 views • 11 slides

Logic Synthesis

Logic Synthesis. Boolean Division. What is wrong with Algebraic Division?. Divisor and quotient are orthogonal!! Better factored form might be: (q 1 + q 2 + …+q n ) (d 1 +d 2 +…+d m ) g i and d j may share same literals redundant product literals abe+ace+abd+cd / (ae+d) = Æ

311 views • 20 slides

Synthesis for Verification

Synthesis for Verification. Alan Mishchenko UC Berkeley. Overview. Synthesis-verification duality Synthesis-oriented verification Verification-oriented synthesis Combinational synthesis Signal correspondence Min-area retiming Speculation Future work. Synthesis-Verification Duality.

207 views • 19 slides

Applications of Boolean Satisfiability in Logic Synthesis and Verification

Applications of Boolean Satisfiability in Logic Synthesis and Verification. Alan Mishchenko UC Berkeley. Outline. Introduction Applications Complete don’t-care computation SAT sweeping Computing initial state after retiming Conclusion. Outline. Introduction Applications

313 views • 28 slides

Logic Synthesis Primer

Logic Synthesis Primer. Alan Mishchenko UC Berkeley. Outline. Introduction to logic synthesis Goals Exact vs. heuristic Sequential vs. combinational Technology-independent synthesis Optimization for area and delay Mapping Standard cells, LUTs, macro-cells Verification Conclusion.

146 views • 13 slides

More Related