1 / 10

Preparation of ERT-RICH for RUN9

Preparation of ERT-RICH for RUN9. K. Utsunomiya, Y. Watanabe University of Tokyo Y. Yamaguchi, T. Gunji, K. Okada, K. Ozawa, Y.Hori, S.Boose, S.A.Polizzo. ERT-RICH trigger boards. We need at least 4 boards for Run9 since 4 boards were dead during Run8. From K.Okada’s talk

brent
Download Presentation

Preparation of ERT-RICH for RUN9

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Preparation of ERT-RICH for RUN9 K. Utsunomiya, Y. Watanabe University of Tokyo Y. Yamaguchi, T. Gunji, K. Okada, K. Ozawa, Y.Hori, S.Boose, S.A.Polizzo

  2. ERT-RICH trigger boards We need at least 4 boards for Run9 since 4 boards were dead during Run8. From K.Okada’s talk Dec. 9, 2008 Detector Council Meeting. Two spare boards work well. We checked FPGA chips, registers, power supplies and so on, on broken and “not-working” spare boards .

  3. Current status of ERT-RICH boards. Now 11 boards work fine.

  4. How to check - Test Bench check Probing and checking trigger bits at several points on the board, using pseudo-signals. - IR check High threshold(3 p.e) Low threshold No trigger bit Trigger bit 0 1 Triggered by noise

  5. Current status ・Each board has 16 channels. 16 boards in total. All channels are working correctly. WN0 WN1 EN0 EN1 #15 is always 0 #32 #33 #11 #13 Some channelsdo not work. #34 #20 #10 #31 #6 is always 1 EN2 EN3 WN3 WN2 #14 is always 0 ES0 ES1 WS0 WS1 #21 #22 #17 #15 #12 is always 1 #8 is always 0 #16 #05 #00 #08 #16 is “hot” ES2 ES3 WS2 WS3 • We regard the channel “hot” when it has more than 50% “hot” events • Even if we inserted another board , the channel always being 0 did not change, so problems are not in the ERT-RICH trigger boards but in the crates. • We will replace the boards which have a channel always being1.

  6. Conclusion 1: 98% works fine. Run 8 We can remove some masks on W2 & W3 2: We have 7 spares. (#01,#02,#04,#06,#07,#12,#14)

  7. Future plan • Check the trigger bits with RICH HV on for various threshold settings (threshold scan/hot tile check) • Make a “turn-on-curve” • Check the response to signal with RICH-LED. • Make a “turn-on-curve” plot. • We need a partition to take data of ERT and RICH at the same time. • Check the performance using collision data as soon as possible after the physics run begins. Number of triggered event Threshold

  8. Back-Up

  9. RICH trigger boards We need at least 4 boards for Run9 since 4 boards were dead during Run8. List of spare boards (none of them worked during Run8) --- (Dec.12,2008) We checked FPGA chips, registers, power supplies and so on, on the other boards .

  10. How to check in IR High threshold Low threshold No trigger bit Trigger bit 0 1

More Related