1 / 15

Implementing multicore system using OpenRISC

Implementing multicore system using OpenRISC. Advisor: Mony Orbach By: Jehad Ghanayem Ahmad Kiswani. Content. Project Goals. Term A Goals. Quick Overview of Term A Goals. Term B Goals. Gantt Chart. Requests. Project Goal.

briar
Download Presentation

Implementing multicore system using OpenRISC

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Implementing multicore system using OpenRISC Advisor: MonyOrbach By: JehadGhanayem Ahmad Kiswani

  2. Content • Project Goals. • Term A Goals. • Quick Overview of Term A Goals. • Term B Goals. • Gantt Chart. • Requests.

  3. Project Goal Using the open source single core OpenRISC 1200 CPU to implement a multicore system. • The OpenRISC 1200 is a synthesizable CPU core maintained by developers at OpenCores. • The OR1200 design is an open source (under LGPL GNU) implementation of the OpenRISC 1000 RISC architecture.

  4. Term A Primary Goal: building an OpenRISC based system on FPGA. • Configuring the CPU. • Building a SoC. • Simulation and Synthesis • Implementation • Debugging • Benchmarking for future reference.

  5. OR1200 Block Diagram

  6. OR1200 Based SoC

  7. Term A • Secondary Goal: choosing a multicore architecture.

  8. Background Needed • Logic Design. • Computer architecture. • OpenRISC architecture. • Multicore architectures. • Wishbone bus. • Verilog. • FPGA tools. • Linux toolchain(uClib,binutils, GCC, GDB).

  9. Project Layers

  10. Challenges • The work is done on multiple levels, from a hardware RTL design to a C software. • We aren’t working just with OR1200, but an entire SoC. • Numerous units and different architectures go into the design. • Hardware and software together. • The lack of proper documentation for several components of the system.

  11. Term B Primary Goal: building a SoC based on a multicore implementation of the OpenRISC. • Choosing multicore architecture. • Choosing the number of cores (could it be dynamic ?). • Designing, implementing and debugging the system. • Benchmarking.

  12. Where Are We Now • We finished most of the reading, Still need to read about: • Wishbone bus. • Verilog (partial). • The real work starts now • We should have synthesis of the system in the next 4-6 weeks.

  13. Gantt chart

  14. Requests • VirtualBox: open source software under GNU GPL. allows the guest OS to run on virtual environment within the host OS. • VirtualBox Extension pack: allows the guest OS access to the USB. • FPGA:Xilinx XUP5. • Extra HD space: 15GB in total. • Virtualbox base image = 5GB • Virtualbox image with development tools = 8GB • Source code of the core = 3GB • 15% extra space

  15. Thank you.

More Related