1 / 12

RISC / CISC Architecture

RISC / CISC Architecture. by Derek Ng. Overview. CISC Architecture RISC Architecture Pipelining RISC vs CISC. What is CISC. Complex Instruction Set Computer “High level” Instruction Set Executes several “low level operations” Ex: load, arithmetic operation, memory store.

britain
Download Presentation

RISC / CISC Architecture

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. RISC / CISC Architecture by Derek Ng

  2. Overview • CISC Architecture • RISC Architecture • Pipelining • RISC vs CISC

  3. What is CISC • Complex Instruction Set Computer • “High level” Instruction Set • Executes several “low level operations” • Ex: load, arithmetic operation, memory store

  4. Features of CISC Instructions can operate directly on memory Small number of general purpose registers Instructions take multiple clocks to execute Few lines of code per operation

  5. What is RISC? • Reduced Instruction Set Computer • RISC is a CPU design that recognizes only a limited number of instructions • Simple instructions • Instructions are executed quickly

  6. Features of RISC • “Reduced” instruction set • Executes a series of simple instruction instead of a complex instruction • Instructions are executed within one clock cycle • Incorporates a large number of general registers for arithmetic operations to avoid storing variables on a stack in memory • Only the load and store instructions operate directly onto memory • Pipelining = speed

  7. Quick Performance

  8. Pipelining • “Assembly Line” • Technique to process multiple instructions at the same time • Allows instructions to be executed efficiently

  9. Stages of Pipelining Fetch instructions from memory Decode the instruction Execute the instruction or calculate an address Access an operand in data memory Write the result into a register

  10. Pipelining Example

  11. CISC vs RISC

  12. References • http://cse.stanford.edu/class/sophomore-college/projects-00/risc/ • http://en.wikipedia.org/wiki/Complex_instruction_set_computer • http://en.wikipedia.org/wiki/RISC • http://arstechnica.com/articles/paedia/cpu/pipelining-1.ars/4

More Related