1 / 22

Serial Decoder & Multiplexer

Serial Decoder & Multiplexer. Ryan Bruno Gly Cruz Frank Gurtovoy Christopher Plowman Advisor: Dr. David Parent May 11 (or 16), 2005. Agenda. Abstract Introduction Why a Serial Decoder/Multiplexer? Potential Applications Theory of Operation Calculations Cadence Details

cadee
Download Presentation

Serial Decoder & Multiplexer

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Serial Decoder& Multiplexer Ryan Bruno Gly Cruz Frank Gurtovoy Christopher Plowman Advisor: Dr. David Parent May 11 (or 16), 2005

  2. Agenda • Abstract • Introduction • Why a Serial Decoder/Multiplexer? • Potential Applications • Theory of Operation • Calculations • Cadence Details • Summary of Results • Cost Analysis • Conclusions

  3. Abstract • Target spec • Simple DFF-Stabilized Decoder and Mux • 200Mhz clock frequency • Within 400μm x 400μmarea • Power density spec of 23W/cm2 • Actual • Simple DFF-Stabilized Decoder and Mux • 200MHz clock frequency • Area of 316μm x 274μm • 12.9 mW of Power for 14.9 W/cm2

  4. Introduction • Serial Decoder/Multiplexer • Allows a “Master” to communicate with multiple “Slaves” using fewer pins than dedicating a Port • Applications • Microcontroller-based systems • Consumer Products • Theory • Address and Data share signal at different times. • Decoder selects the receiving slave • Mux chooses the transmitting slave

  5. Master Packet Scheme

  6. Sample Packet

  7. Longest Path Calculations

  8. Mux Path Calculations

  9. Clock Block Calculations

  10. Schematic

  11. Schematic

  12. Layout

  13. Verification

  14. Verification

  15. MOSI Simulation

  16. MISO Simulation

  17. Cost Analysis • Time spent on each phase of project • Verifying Logic: 4 weeks • Verifying timing: 1 long night • Layout: 2 long nights • Post-Extracted Timing: 2 long nights • LVS Success on First Run with No Errors: Priceless

  18. Lessons Learned • Flip-Flops require special attention • Start Early • Work Together • Start Early • Routing is good fun

  19. Summary • Our circuit is within spec. • Clock > 200MHz • 316 x 274 μm • 12.9mW @ 14.9 W/cm2 • Potential Improvements: • Stabilization D-Flip-Flops • Parity Check • Tri-state Buffer output

  20. Improvements

  21. Acknowledgements • Thanks to Cadence Design Systems. • Thanks to Professor David Parent for his support. • Thanks to Morris Jones, for his State Machine intervention. • Thanks to Dr. T’s MIST Lab. • Thanks to the janitorial staff of SJSU. • Thanks to Coca-Cola and Gordon Biersch. • Thanks to Nick’s Pizza and the ghetto pizza place across from the Subway we used to go to before the one opened in the Student Union. • Thanks to Microsoft, Bungie, and Halo 2.

  22. Tenacious EE Strikes Again

More Related