1 / 10

OpCode 16-Bit Processor (CapC4)

OpCode 16-Bit Processor (CapC4). Steven Brown Sherry Bo Liu Sun-Ae Kim Robert Pawlak. Introduction. 16 Bit instructions 12 Bit addresses (2^12)Bits (==512KB) of memory Implement in Logic Works 4.0 Followed Dr.Hasegawa’s design, for the most part. General Layout. Parts of the Processor.

calais
Download Presentation

OpCode 16-Bit Processor (CapC4)

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. OpCode 16-Bit Processor(CapC4) Steven Brown Sherry Bo Liu Sun-Ae Kim Robert Pawlak

  2. Introduction • 16 Bit instructions • 12 Bit addresses (2^12)Bits (==512KB) of memory • Implement in Logic Works 4.0 • Followed Dr.Hasegawa’s design, for the most part.

  3. General Layout

  4. Parts of the Processor

  5. Control Unit (CU) • CLOCK • 160,10 / low, up • 7 buffers with delay of 10 • Run Flip Flop to control the on/off status. • State Flip Flop to control Fetch/Execute status. • Automatically switches back to Fetch Cycle after once through Execution Cycle.

  6. The Register File • Compilation of the KB, One, PC, G, and IR registers. • G<15> hard wired to simplify wiring of JMI (Jump if Negative) instruction. • Colours • Green: Keyboard; Yellow: Input; Red: Output; Blue: BUS

  7. Arithmetic Logic Unit (ALU) • Combinational circuits are our favourite. • Made up of 16 ALU Bit Units (one for each bit) • Each one performs operations for one bit • Contains three registers built in: X, Y, and Z. • X: memory contents; Y: G Register contents; Z: result register

  8. Memory Unit (RAM + PROM) • Contains • MAR and MBR registers. • 2k RAM and 2k PROM • PROM • starts at address 800hex • contains interrupt handling (not in ours) • RAM • starts at address RAM at 000hex • Contents varies (by design) ( See circuit for visual)

  9. Problems Encountered • Logic Works cannot be trusted. =) • Timing issues. • Integration problems. • Testing memory takes a long time.

  10. Conclusion • Too much time spent on testing and debugging. • Logic Works seems inconsistent at times. • Wires sometimes… disappear. • But.. Good hands-on experience.

More Related