1 / 60

Chapter 9

Chapter 9. Logic Families and Their Characteristics. 1. Objectives. You should be able to: Analyze internal circuitry of a TTL NAND gate for both HIGH and LOW output states. Determine IC input and output voltage and current ratings from the manufacturer’s data manual.

camdyn
Download Presentation

Chapter 9

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Chapter 9 Logic Families and Their Characteristics 1

  2. Objectives You should be able to: • Analyze internal circuitry of a TTL NAND gate for both HIGH and LOW output states. • Determine IC input and output voltage and current ratings from the manufacturer’s data manual. • Explain gate loading, fan-out, noise margin, and time parameters. 2

  3. Objectives (Continued) • Design wired-output circuits using open-collector TTL gates. • Discuss the differences and proper use of the various subfamilies within both TTL and CMOS ICs. • Describe the reasoning and various techniques for interfacing between the TTL, CMOS, and ECL families of ICs. 3

  4. The TTL Family • Bipolar transistors • Physical model • Symbol • Diode equivalent 4

  5. The TTL Family • Two-input NAND gate • Multi-emitter transistor • Totem-pole output stage • HIGH level output typically 3.4 V • LOW level output typically 0.3 V 5

  6. The TTL Family • 7400 two-input NAND gate 6

  7. TTL Voltage and Current Ratings • Input/output current and fan-out • Source current – IOH • Sink current – IOL • Low-level input current – IIL • High level input current – IIH 7

  8. TTL Voltage and Current Ratings • Example of TTL gate sinking input currents from two gate inputs using logic symbols 8

  9. TTL Voltage and Current Ratings • Example of TTL gate sinking input currents from two gate inputs using schematic symbols 9

  10. TTL Voltage and Current Ratings • Example of TTL gate sourcing current to two gate inputs using logic symbols 10

  11. TTL Voltage and Current Ratings • Example of TTL gate sourcing current to two gate inputs using schematic symbols 11

  12. TTL Voltage and Current Ratings • Summary of I/O current and fan-out: • Low-level input current IIL = 1.6 mA (-1600 μA) • High level input current IIH= 40 μA • (The minus sign indicates current leaving the gate) • IOL– low-level output current = 16 mA (16,000 μA) • IOH – high-level output current = -400 μA (-800 μA for some) • (Max capability of a gate to sink or source current) • Fan-out is max number of gate inputs that can be connected to a standard ttl gate output. • Typically fan-out = 10. 12

  13. TTL Voltage and Current Ratings • Input/Output Voltages and Noise Margin • Noise margin: The difference between high level voltages and low level voltages 13

  14. TTL Voltage and Current Ratings • Input/Output Voltages and Noise Margin (graphical representation) 14

  15. Discussion Point • Locate the voltage and current ratings covered so far on the typical data sheet given in Figure 9-8. 16

  16. 17

  17. 18

  18. 19

  19. Other TTL Considerations • Pulse-Time Parameters • Rise Time – Measured from 10% level to 90% level 20

  20. Other TTL Considerations • Pulse-Time Parameters • Fall Time – Measured from 90% level to 10% level 21

  21. Other TTL Considerations • Pulse-Time Parameters • Propagation Delay (tPLH and tPHL) 22

  22. Other TTL Considerations • Power dissipation • Total power supplied to the IC power terminals • Open-collector outputs • Upper transistor removed from totem-pole • Can sink current • Can not source current • Pull-up resistor used 23

  23. Other TTL Considerations • Wired-output operation • Outputs from two or more gates tied together • Wired-AND logic 24

  24. Figure 9–16 Wired-ANDing of open-collector gates for Example 9–4: (a) original circuit and (b) alternative gate representations used for clarity.

  25. Figure 9–13 (continued) TTL NAND with an open-collector output: (a) circuitry; (b) truth table.

  26. Figure 9–13 TTL NAND with an open-collector output: (a) circuitry; (b) truth table.

  27. Figure 9–14 Using a pull-up resistor with an open-collector output. (a) Adding a pull-up resistor to a NAND gate. (b) When Q4 inside the NAND is on, Vout ≈ 0 V. (c) When Q4 is off, the pull-up resistor provides ≈ 5 V to Vout.

  28. Other TTL Considerations • Disposition of unused inputs and unused gates • Open inputs degrade noise immunity • On AND and NAND – tied HIGH • On OR and NOR – tied LOW • Unused gates – force outputs HIGH 25

  29. Other TTL Considerations • Power supply decoupling • Connecing 0.01 to 0.1 F capacitor between VCC and ground pins • Reduces EMI radiation • Reduces effect of voltage spikes from power supply 26

  30. Improved TTL Series • 74HXX series • Half the propagation delay • Double the power consumption • Schottky TTL • Low-power (LS) • Advanced low-power (ALS) • 74FXX • Reduced propagation delay 27

  31. Figure 9–17 Schottky-clamped transistor: (a) Schottky diode reduces stored charges and (b) symbol.

  32. The CMOS Family • MOSFETs • Metal oxide semiconductor field-effect transistors • PMOS and NMOS type substrates 28

  33. The CMOS Family • MOSFETs • Higher packing densities than TTL • Millions of memory cells per chip • See Table 9-2 in your text 29

  34. Table 9–2 Basic MOSFET switching characteristics.

  35. Figure 9–19 CMOS inverter formed from complementary N-channel/P-channel transistors.

  36. The CMOS Family • Handling CMOS devices • Avoid electrostatic discharge • CMOS availability • 4000 series - original CMOS line • 40H00 series - faster • 74C00 series - pin compatible with TTL • 74HC00 and 74HCT00 series • Speedy, less power, pin compatible, greater noise immunity and temperature operating range 30

  37. Figure 9–21 Wearing a commercially available wrist strap dissipates static charges from the technician’s body to a ground connection while handling CMOS ICs.

  38. The CMOS Family • CMOS availability • 74- biCMOS series - low power and high speed • 74-low voltage series • See appendix B • Nominal supply voltage of 3.3 V • 74AHC and 74AHCT series • Superior speed • Low power consumption • High output drive current 31

  39. The CMOS Family • 74AVC advanced very-low-voltage CMOS logic • Faster speed • Very low operating voltages • 3.3 V, 2.5 V, 1.8 V, 1.5 V and 1.2 V 32

  40. Emitter-Coupled Logic • Extremely fast • Increased power dissipation • Uses differential amplifiers Figure 9-22 33

  41. Emitter-Coupled Logic • Newer technologies • Integrated injection logic (I2L) • Silicon-on-sapphire (SOS) • Gallium arsenide (GaAs) • Josephson junction circuits 34

  42. Comparing Logic Families • Performance specifications 35

  43. Comparing Logic Families • Propagation delay versus power 36

  44. Comparing Logic Families • Power supply current versus frequency 37

  45. Interfacing Logic Families • TTL to CMOS 38

  46. Interfacing Logic Families • TTL to CMOS • Pull-up resistor 39

  47. Interfacing Logic Families • CMOS to TTL 40

  48. Interfacing Logic Families • CMOS to TTL 41

  49. Interfacing Logic Families • Worse-case values • See Table 9-4 in your text. 42

  50. Interfacing Logic Families • Level Shifting • Level-shifter ICs: 4049B and 4050B 43

More Related