1 / 19

Real Time systems

Real Time systems. Chapter 5 מבנה מחשב. HARDWARE. •. CPU. •. MEMORY. •. BIOS. •. INTERRUPT. CONTROLLER. •. DMA. •. REAL. TIME. CLOCK. •. KEYBOARD. CONTROLLER. •. VIDEO. CARD. BIT BYTE WORD DWORD/QWORD MEMORY : WIDTH SIZE TYPE ACCESS TIME. CPU REGISTER

charity-stanton
Download Presentation

Real Time systems

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Real Time systems Chapter 5 מבנה מחשב

  2. HARDWARE • CPU • MEMORY • BIOS • INTERRUPT CONTROLLER • DMA • REAL TIME CLOCK • KEYBOARD CONTROLLER • VIDEO CARD

  3. BIT BYTE WORD DWORD/QWORD MEMORY : WIDTH SIZE TYPE ACCESS TIME CPU REGISTER MATH COPROCESSOR I/O CISC RISC BASIC CONCEPTS

  4. THE CPU BUS ADDRESS BUS CONTROL BUS CPU DATA BUS

  5. A R B R MMU BIU REGISTERS CACHING PAGING SEGMENTATION AX M A.L.U. BX FLAGS CONTROL M • PREFETCH • DECODE • SEQUENCING • (MICROCODE) F.P.U. IR

  6. THE PIPELINE PROCEDURE • PREFETCH • DECODE (INST) • DECODE (OP) • EXECUTE • WRITEBACK

  7. CPU REGISTERS • AX - ACCUMULATOR • BX - BASE • CX - COUNT • DX - DATA • DI - DESTINATION INDEX • SI - SOURCE INDEX • SP - STACK POINTER • BP - BASE POINTER

  8. CPU REGISTERS • DS - DATA SEGMENT • CS - CODE SEGMENT • ES - EXTRA SEGMENT • SS - STACK SEGMENT • IP - INSTRUCTION POINTER • FLAGS

  9. THE FLAGS REGISTER 0 2 8 6 1 7 5 4 3 12 9 13 10 11 14 15 C P A O I T S D Z OVERFLOW DIRECTION INTERRUPT TRAP SIGN ZERO AUXILLIARY PARITY CARRY

  10. THE MEMORY • RAM: • DRAM • SRAM • SDRAM • RDRAM(RAMBUS) • ROM • CACHE MEMORY(L1,L2) • CMOS RAM • SHADOW RAM

  11. THE THREE LAYER MODEL APPLICATION PROGRAM DOS BIOS HARDWARE

  12. XMS/EMS HMA RAM 1M F000 E000 D000 C000 B000 A000 U.M.B 9000 8000 7000 6000 5000 4000 3000 2000 1000 0000 SEGMENT OFFSET

  13. MEMORY ADDRESSES SEGMENT ADDRESS * 16 + OFFSET ADDRESS = PHYSICAL ADDRESS SEGMENT:OFFSET 1000:2150 1000*16=10000 + 2150 12150

  14. XMS/EMS F000 BIOS E000 EMS PAGING 384K D000 C000 B000 A000 VIDEO VIDEO 9000 8000 7000 6000 5000 4000 3000 2000 1000 0000 640K INT. VECTOR + BIOS VAR.

  15. MEMORY MODEL • TINY - 64K CODE + DATA • SMALL - 64K CODE + 64K DATA • MEDIUM - 1M CODE + 64K DATA • COMPACT - 64K CODE +1M DATA • LARGE - 1M CODE + DATA • HUGE - 1M CODE +DATA (ARRAY>64K)

  16. CONTROLLING EXTERNAL DEVICES • POLLING • INTERRUPT: • HARDWARE INTERRUPT • SOFTWARE INTERRUPT

  17. THE INTERRUPT CONTROLLER

  18. THE DMA CONTROLLER

More Related