1 / 11

FED Status

FED Status. Pre-Series Status Acceptance Testing Final Production. presented by John Coughlan RAL. FEDv2 Pre-Series. FEDv2: Pre-series of 5 + 20 delivery to RAL completed in March. ~ 75% through acceptance tests with minor work. 3 with small problems (e.g. 1 of 96 channels bad)

chessa
Download Presentation

FED Status

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. FED Status • Pre-Series Status • Acceptance Testing • Final Production presented by John Coughlan RAL www.te.rl.ac.uk/esdg/cms-fed/qa_web

  2. FEDv2 Pre-Series FEDv2: Pre-series of 5 + 20 delivery to RAL completed in March. ~ 75% through acceptance tests with minor work. 3 with small problems (e.g. 1 of 96 channels bad) 1 with VME problem 1 Boundary scan errors 1 power problem, returned for repair FEDv1: Upgraded FEDv1 sent couple of weeks ago (minor mod to be compatible with FEDv2 firmware, except no S-LINK). Q. Should we upgrade others? And if so when is convenient? www.te.rl.ac.uk/esdg/cms-fed/qa_web

  3. FED Opto-Tester/TTC Crate FED Crate Full Crate Tests at RAL 2nd LHC 9U Crate & SBS Crate Controller adapter (PCI-X) arrived from CERN last week. Can now start Full crate tests (need 4-6 weeks). Followed by larger FED deliveries. • Basic Power Tests with fully populated FED crate… • Verify power up, FPGA loading, board resets with full load • Verify temperatures, voltages • Hot swapping • Single board readout • System Readout Tests with TTC… • Interface to FED Tester (this week), TTC splitter (soon) • Multi-FED VME readout, Blk Transfer • Synchronisation checks • Soak testing www.te.rl.ac.uk/esdg/cms-fed/qa_web

  4. Other Activities • Further soak tests of SLINK readout in extreme data rate conditions show occasional transfer errors on one of our 2 systems. • Request for loan of another SLINK FEDKit from CERN to investigate further. • Final version of 6U VME SLINK Transition card available this week. • Firmware now under design to allow simulated/programmable APV Frames on all FED channels. • This feature will permit full speed DAQ readout tests with Raw Data or variable Zero Suppression data in USC55 without Tracker (currently can generate fixed length scope frames to DAQ). • Will also be useful in B904 integration. www.te.rl.ac.uk/esdg/cms-fed/qa_web

  5. B904 Integration Firstly, apologies if this has already been covered in previous Tuesday meetings and/or is stating the obvious… …and approaching this problem from point of view of validating FED boards. • Scope : only considering OFF Detector Electronics i.e. crates in USC55. • Strategy : to have final Tracker DAQ system i.e. final racks destined for USC55 operational as test bed in B904 • Schedule and Resources : clear definition of responsibles for tasks for hardware/firmware/software. Milestones. • Arrive at System Test with all final components for 2 partitions asap; • So many ‘new’ components still to be integrated… APVE, FMM, OptoFEC, OptoFED, LTC, TTCci, TTC splitter, CAEN CC, FRL… • Distinguish between System Tests vs Acceptance Tests • FED System Test : Test 2? full crates together with final Tracker DAQ elements see above (and assoc S/W). Synchronisation. Tests with Global Trigger crates in B904. Tests with CDAQ crates Pt 5? • FED Acceptance Test : Follows on from UK acceptance tests see next slide • Individual FEDs will be tested as far as possible with Opto inputs/SLINK at RAL. But using FED Testers not final system. • Require system at B904 for CMS to validate FEDs (and other components) • Envisage Full Crate of FEDs (Opto inputs or simulated test frames) running continuously “soaking” with Tracker DAQ Q. CMS Acceptance / Validation Policy? • Either refill this crate with random sample of FEDs from batches or re test every FED. • Both are doable, question of logistics. Target of ~ 50 boards / month commencing October 2005. • FEDs go into storage at B904? awaiting installation in USC55. www.te.rl.ac.uk/esdg/cms-fed/qa_web

  6. FED Acceptance Test Flow 0. Quality Controls during Assembly Ready Testing by Assembly plant operatives process AOI, X-ray Boundary Scan Testing for Digital VME Crate Testing for Analogue 1. Custom Tests at Ready* Assembly Plant BScan, VME crate 2. Tests at RAL Nearly ready OptoRx, Full crate 3. Tests at CERN ?? B904 DAQ Integration *except lacking (1+1) 9U crates at Assembly plant by July 4. Installation at CMS ?? USC55 Test Flow from Assembly Plant to USC55 500 boards to test over 10 months. Essential to catch any manufacturing faults early. www.te.rl.ac.uk/esdg/cms-fed/qa_web

  7. FED Final Production Final Production Schedule Q3/2004 : EU Tender for PCB & Assembly. Done. Q4/2004 : Company selection (eXception EMS Ltd UK). Done. Obtain Quotes including CMS custom Testing at Assembly plant. Done. Q1/2005 : Submission to CERN Finance Committee. Not required. Agreement between CERN (on behalf of CMS FAs) and RAL. Draft agreement to be released to RAL this week. Q2/2005 : Signcontract with company in May. Met again in March. Final costs now agreed. Draft contract nearly ready for release. Advance order for long lead components placed last week. Q3/2005 -> Q4/2006 : Manufacture 500 FEDs @ ~ 50 / month. Fully test boards in UK. At Assembly Plant and at RAL. Ship to CERN B904; re-test full crates and store until USC55 available. www.te.rl.ac.uk/esdg/cms-fed/qa_web

  8. FED Production Schedule www.te.rl.ac.uk/esdg/cms-fed/qa_web

  9. FED web pages www.te.rl.ac.uk/esdg/cms-fed/qa_web

  10. End Last Slide www.te.rl.ac.uk/esdg/cms-fed/qa_web

  11. Weekly Task Schedule www.te.rl.ac.uk/esdg/cms-fed/qa_web

More Related