1 / 14

8XC196NU

8XC196NU. Commercial CHMOS 16-Bit Microcontroller Presented By: ATTIYA HANNAN. Overview. The 8XC196NU is a member of Intel’s 16 bit MCS 96 microcontroller family. The device features > 1 M Byte of linear address space > A demulitplexed bus > A chip select unit

chuck
Download Presentation

8XC196NU

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. 8XC196NU Commercial CHMOS 16-Bit Microcontroller Presented By: ATTIYA HANNAN

  2. Overview • The 8XC196NU is a member of Intel’s 16 bit MCS 96 microcontroller family. • The device features > 1 M Byte of linear address space > A demulitplexed bus > A chip select unit • The external bus can dynamically switch between multiplexed and demultiplexed operation.

  3. Block Diagram

  4. Pin out of SQFP package

  5. Pin out of QFP package

  6. Description • Clock speed 50MHz which is highest performance within MCS 96 product line • 1 Mb of linear address space • ROM 48Kb operational • Register RAM 1Kb for fast data manipulation with register space

  7. 2 flexible 16-bit Timer/Counters with quadrature counting capability • 32 I/O port pins • Register –Register Architecture for fast content switching and compact calculation loops

  8. 16 Prioritized interrupt sources handles a variety of commands • 4 External interrupt pins and NMI (non maskable interrupt) pins • 3 pulse width modulator (PWM) outputs with high drive capability which simplifies software and hardware requirements

  9. Full duplex serial port with dedicated Baud rate generator which helps to communicates with standard devices • Peripheral Transaction Server which reduces CPU overhead required to service interrupts • Event Processor Array (EPA) with 4 high speed capture/compare channels which helps in high resolution timing of multiple events

  10. Chip Select Unit > 6 chip select pins > dynamic de multiplexed/multiplexed Address/Data bus for each chip select > Programmable Bus width (8-16bit) for each chip select > programmable address range for each chip select

  11. Multiply and accumulate executes in 640ns using the 32 bit hardware Accumulator • 960ns 32/16 unsigned division • Supports complete system development

  12. Addressing Modes • Indirect • Indexed • Extended

  13. 8051 8-bit CPU 4Kb on chip ROM 64Kb program memory 192 bytes RAM for data memory 32 I/O programmable lines Two 16-bit timers/counters 4μs multiply and divide time 5 sources, 2 level interrupt structure 12MHz clock A full duplex serial channel On chip oscillator and clock circuitry 8xC196NU 16-bit CPU 48Kb Rom 1Mb linear address space 1Kb register RAM 32 I/O lines 2 16-bit timers/counters with quadrature counting capability 640ns multiply time and 960ns divide time 16 prioritized interrupt sources,4 external interrupt pins and NMI pins 50MHz clock Full duplex serial port with dedicated Baud rate generator 3 PWM outputs with high drive capability Comparison with 8051

  14. 68HC11 8-bit CPU 8Kb ROM 512B EEPROM 256B RAM 3 I/P capture lines 16-bit free running timer system 2MHz clock 8-Bit Pulse Accumulator Subsystem 8xC196NU 16-bit CPU 48Kb Rom 1Mb linear address space 1Kb register RAM 32 I/O lines 2 16-bit timers/counters with quadrature counting capability 640ns multiply time and 960ns divide time 16 prioritized interrupt sources,4 external interrupt pins and NMI pins 50MHz clock Full duplex serial port with dedicated Baud rate generator 3 PWM outputs with high drive capability Comparison with 68HC11

More Related