360 likes | 704 Views
Sylvain EUDIER Union College, 2004 MSCS Candidate. In-memory computing. A solution to the Von Neumann bottleneck. Plan. Introduction to a new architecture Different architectures The C-RAM Architecture: Implication / Application Performances Conclusion. Introduction.
E N D
Sylvain EUDIER Union College, 2004 MSCS Candidate In-memory computing A solution to the Von Neumann bottleneck
Plan • Introduction to a new architecture • Different architectures • The C-RAM Architecture: • Implication / Application • Performances • Conclusion Seminar - Processing in Memory
Introduction • Von Neumann architecture • The situation (gap evolution) • Some improvements were made • Can we avoid this bottleneck? (graph) Seminar - Processing in Memory
Different Architectures • Architectures and designs • IRAM (design) • RAW (design) • CRAM (design) Seminar - Processing in Memory
The C-RAM (Computational RAM) architecture • Applications • Performances • Implications • New software design • Energy consumption Seminar - Processing in Memory
CRAM Applications • Image processing : Low-level adjustments (brightness, average filter…) • Databases searches : Equivalence, Extremes, between limits… • Multimedia Compression: MPEG Motion estimation Seminar - Processing in Memory
Performances - Configs • CRAM 200Mhz; 32MB; 64K PE’s on a Pentium 133Mhz (simulated) • Pentium 133Mhz with 32 MB Ram • Sun SPARC Station 167 Mhz CPU with 64 MB Seminar - Processing in Memory
Performances – Basic ops Ops complexity Seminar - Processing in Memory
Performances - Comparison Seminar - Processing in Memory
New Software Design (Step 1) • Think Parallel (pseudo code) Seminar - Processing in Memory
New Software Design (Step 2) • Use a different language (modified C++) Seminar - Processing in Memory
New Software Design (Step 3) • Possibly coding in assembly to optimize Seminar - Processing in Memory
CRAM Energy Consumption • We avoid the use of a bus • We have a direct access to memory • No overhead in communication • Finally the CRAM use 20 times less energy therefore less heat Seminar - Processing in Memory
The future… • Which architecture will be chosen? • End of today’s architecture? • A PetaOps is feasible with CRAM • Blue Gene/P aims at the petaFlops (view) Seminar - Processing in Memory
Questions ? Seminar - Processing in Memory
Memory bandwidth in a computer Back Seminar - Processing in Memory
IRAM Design Back Seminar - Processing in Memory
RAW Design Back Seminar - Processing in Memory
CRAM Design Back Seminar - Processing in Memory
Operations Complexity for CRAM Back Seminar - Processing in Memory
Blue Gene/P Scale Seminar - Processing in Memory
Computing power Scale Seminar - Processing in Memory Back
Memory – processors gap evolution Seminar - Processing in Memory Back