1 / 4

Homework 2

Homework 2. Due 28 th May 2014. Implement This Function using a 3-to-8 Line Decoder (with OR gates ) a 3-to-8 Line Active Low Decoder (with NAND gates) only 1-to-2 Line Decoders (with NOR gates) Note: For 3 you’ll have to use Decoder Trees. Marks = 3 + 4 + 5. F = A’B + ACD

clio
Download Presentation

Homework 2

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Homework 2 Due 28thMay 2014

  2. Implement This Function using a 3-to-8 Line Decoder (with OR gates) a 3-to-8 Line Active Low Decoder (with NAND gates) only 1-to-2 Line Decoders (with NOR gates) Note: For 3you’ll have to use Decoder Trees Marks = 3 + 4 + 5

  3. F = A’B + ACD Implement This Function using a 4-to-16 Line Decoder (with NOR gates) a 4-to-16 Line Active Low Decoder (with AND gates) only 3-to-8 Line Active Low Decoders (with NAND gates) Note: For 3 you’ll have to use Decoder Trees Marks = 3 + 4 + 5

  4. 1) Draw the circuit diagram of an adder that adds two 8-bit numbers by cascading Adder modules that add two 2-bit numbers 2) Draw the circuit diagram of an adder that adds two 9-bit number using the following Addition modules a. two Full-Adders b. one 3-bit adder c. one 4-bit adder 2) Draw the circuit diagram of 6x3 Multiplier using Full-Adder modules Marks = 4 + 5 + 7

More Related