1 / 20

EPICS and Custom Beamline Electronics on the MicroZed softGlueZynq

Tim Mooney. EPICS and Custom Beamline Electronics on the MicroZed softGlueZynq. Overview. ARM processor. ZYNQ. 3 MB/s. FPGA. 90 MB/s (DMA). softGlueZynq. EPICS IOC. Deployed and maintained in much the same way as a VME or Linux IOC. ~Everything in synApps that doesn’t need VME hardware.

corlando
Download Presentation

EPICS and Custom Beamline Electronics on the MicroZed softGlueZynq

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript


  1. TimMooney EPICS and Custom Beamline Electronics on the MicroZed softGlueZynq

  2. Overview ARM processor ZYNQ 3 MB/s FPGA 90 MB/s (DMA) softGlueZynq EPICS IOC Deployed and maintained in much the same way as a VME or Linux IOC ~Everything in synApps that doesn’t need VME hardware Rewrite of softGlue for the Xilinx Zynq chip

  3. Overview • softGlueZynq enables beamline users to construct simple digital electronic circuits, and connect those circuits to field wiring, by writing to EPICS process variables (PVs). • softGlueZynq provides user control over how hardware interrupts are generated and dispatched to cause EPICS processing. • softGlueZynq circuits can be autosaved and restored, saved as text files, emailed to another user, and managed by configMenu. • softGlueZynq does this by loading an Xilinx Zynq FPGA with a predefined collection of circuit elements (logic gates, counters, flip-flops, etc.), whose inputs and outputs are connected to switches controlled by EPICS PVs.

  4. MEDM display

  5. How it works, conceptually

  6. Circuit-element inputs

  7. Field I/O • Connected just as are circuit elements • Interrupt can drive EPICS record on rising edge.

  8. Additional circuit elements • Quadrature decoder • Read encoder or interferometer • Up/Dn Counter • Count output signals from quadrature decoder • The combination of these two can track an encoder. • Additional Up/Dn counter can generate triggers every Nth encoder pulse.

  9. Additional circuit elements • Gate&Delay Generator • Delay a signal. • Optionally, specify output pulse width. • 20 ns time resolution (fast version has ~4 ns time resolution.) • Frequency Counter

  10. Additional circuit elements • 16 input scaler • Comparable to Joerger VSC16, but • Input 1 (time base) is the only preset scaler. • Inputs 2-16 hardwired to FI2-FI16 • FI1 can be used as gate or clock • Interrupts when counting is done • Device support for scaler record

  11. Additional circuit elements • Histogramming Scaler • Like a multichannel scaler, but SYNC sets current channel to 0. • 64 time bins, channel advance at up to 50 MHz (fast version up to 250 MHz) • piezoDiffraction data (Phil Ryan - 6idb)

  12. Additional circuit elements • pixelTrigger • Track location of focal spot on sample (Xzp –Xsample) • Generate triggers from focal spot motion. • User specifies pixel size in interferometer ticks. MIRROR INTERFEROMETER _ Up/Dn Counters

  13. Application • X-ray microscope data-acquisition system (2D fly scan) • Trigger when focal spot leaves a pixel • Event data: • (x,y) • 7 counters • Events at <400 kHz FIFO FOCAL SPOT ON SAMPLE

  14. Application • pixelTrigger Demo: response to impulse

  15. Application • pixelTrigger Demo: periodically driven x/y motion

  16. Application • Time resolved data acquisition (3D fly scan) • Trigger on pixel OR time boundary • Event data: • (x,y) • DT since sync • 6 counters • dT > 2 ms

  17. Application • Time resolved data-acquisition (3D fly) • DT = 5 ms

  18. Application • Multichannel scaler • pixelTrigger DAQ system in List mode • Event data: • (x,y) (NOT USED) • 7 counters • Channel advance at < 400 kHz

  19. Data-acquisition infrastructure • Stream multiplexer selects data source • pixeltrigger, histogramming scaler, TBD • Event FIFO buffers data pending transfer to EPICS • Event-rate limiting component • DMA controller • Xilinx supplied kernel drivers and user-space client code EPICS 64k word FIFO DMA controller Stream MUX When specified amount of data accumulated, interrupt triggers an EPICS aSub record, which does a DMA transfer and records data.

  20. Interferometer recorder Application • Ptychotomography measurement at the BioNanoProbe (with Si Chen and Junjing Deng): • - Spiral generated by waveform generator driving X,Y piezo controllers • Recorded (XZP, XSAMPLE, YZP, YSAMPLE, Image number, Time) • Interferometer at 500 Hz, camera at 20 Hz Focal spot trajectory Readings coded by image number Closeup of the trajectory 500 nm 500 nm 50 nm

More Related