1 / 15

Introduction to Parallel Prefix Computation (PPC) Circuit: Fan-out and Lower Bound

This article provides an introduction to the concept of Parallel Prefix Computation (PPC) circuits, focusing on the fan-out and lower bound. It explains how the maximum number of splits per layer affects the total number of splits in a PPC circuit, and explores the lower bound for fan-outs. The article also discusses the application of PPC circuits in decimal addition and 2's complement overflow.

cvickers
Download Presentation

Introduction to Parallel Prefix Computation (PPC) Circuit: Fan-out and Lower Bound

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript


  1. מבנה המחשב – מבוא למחשבים ספרתיים Parallel Prefix Computation

  2. The PPC Circuit

  3. Fan-out of a PPC Circuit Upper Bound: • There is a constant maximum number of splits per layer. • There are O(log n) layers. • Therefore, the total number of splits is O(log n).

  4. Fan-out of a PPC circuit (2) Lower Bound: • For simplicity, let us renumber the terminals beginning with 1 instead of 0. • Observe that the even numbered outputs are split once just before the exit. • Also observe that even numbered outputs of each circuit come from an internal circuit.

  5. Fan-out of a PPC circuit (3) • Let us look at the n/2 = 2(log n)-1 output terminal. • It will be an Even numbered output terminal of log(n)–2 circuits in the recursive construction.

  6. Output Terminal Splitting log n -1 depth log n - 2 depth This is the n/2th = 2(log n)-1 output terminal of the full circuit 2 depth 1 depth

  7. Fan-out of a PPC circuit (4) • Thus, the right most terminal will split log(n)-2 times and have a fan-out of log n - 1. • Since we have shown an example that achieves the Upper Bound, the Lower Bound must be equal to the Upper Bound.

  8. Operator *

  9. Operator *

  10. PPC for Decimal Addition • Reduction to carry bit computation: S[i] = mod( A[i]+B[i]+C[i] , 10 ) • This is a constant time reduction since the addition of 3 BCD coded decimal digits can be done in constant time. • The price is linear since it is a constant price per decimal digit. The problem is reduced to the calculation of the carry bits.

  11. Defining the Alphabet For i=-1: 2·C[0] = 0 or 2 For i≥0: 0 if A[i]+B[i] < 9 (kill carry) 1 if A[i]+B[i] = 9 (propagate carry) 2 if A[i]+B[i] > 9 (generate carry) σ[i] =

  12. The Operator • The original * operator is what we need. • The meaning of the alphabet is the same as the one used in class: • 0 = kill carry • 1 = propagate the carry • 2 = generate a carry • Go through the lecture notes and convince yourselves that it works.

  13. The Circuit • The carry bits are calculated using the PPC circuit. • We then use a BCD adder for each of the output digits: S[i]=mod(A[i],B[i],C[i],10)

  14. 2’s Complement Overflow

  15. 2’s Complement Overflow

More Related