1 / 19

PMT Readout and Floor Triggering

Physics Laboratory. School of Science and Technology. Hellenic Open University. +. multiplicity. George Bourlis. PMT Readout and Floor Triggering. Charge estimation using the times over the thresholds Event Building and Triggering. In the framework of the KM3NeT Design Study.

don
Download Presentation

PMT Readout and Floor Triggering

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Physics Laboratory School of Science and Technology Hellenic Open University + multiplicity George Bourlis PMT Readout and Floor Triggering • Charge estimation using the times over the thresholds • Event Building and Triggering In the framework of the KM3NeT Design Study

  2. ReadOut Electronics 5 PMT Signal Inputs Trigger Output USB Port • HPTDC • 32 channels (LR) – 8 Channels (HR) • 25ps (HR) to 100 ps (LR) accuracy • Self Calibrating 25ps accuracy TDC GPS Input

  3. Input Trigger Time (ns)

  4. @ “nominal” H.V. gain: ~ 4 105 <charge>/p.e. ~ 0.07pCb <pulse height>/p.e. ~ 1.05mV Rise Time: 1.2 ns Single p.e At the Detector Center • Data - Monte Carlo Prediction Charge (pCb) Charge (in units of mean p.e. charge) The Photomultiplier Tube: PH: XP1912 Gain vs HV Calibration

  5. Charge (pC) 1st Threshold only 1st, 2nd & 3rd Threshold 1st & 2nd Threshold Time Over Threshold (s) Charge versus Time Over Threshold 50mV 15mV 4mV

  6. Charge Parameterization 1st & 2nd Threshold 1st, 2nd & 3rd Threshold

  7. 11% 8% Charge Estimation 1st & 2nd Threshold 1st, 2nd & 3rd Threshold - Estimated Resolution ~10% - Better if all thresholds are crossed

  8. Charge Estimation 1st & 2nd Threshold 1st, 2nd & 3rd Threshold - σ=(1.01 ± 0.01) (2 thresholds) - σ=(1.1 ± 0.1) (3 thresholds)

  9. HPTDC architecture HPTDC is fed by a 40 MHz clock giving us a basic 25 ns period (coarse count). A PLL (Phase Locked Loop) deviceinside the chip does clock multiplication by a factor 8 (3 bits) to 320 MHz (3.125 ns period) . ADLL (Delay Locked Loop)done by 32 cells fed by the PLL clock acts a 5 bits hit register for each PLL clock (98 ps width LSB = 3.125 ns/32). 4R-C delay linesdivides each DLL bin in 4 parts (R-C interpolation) in high resolution (25ps) mode.

  10. Trigger Matching Logic

More Related