120 likes | 280 Views
Towards a High speed Router based Anomaly/Intrusion detection System. Yan Gao & Zhichun Li. Outline. Motivation Related works Our approach Elementary evaluation result Ongoing work. Motivation. attacks are commonplace, identifying them rapidly and accurately is critical
E N D
Towards a High speed Router basedAnomaly/Intrusion detection System Yan Gao & Zhichun Li
Outline • Motivation • Related works • Our approach • Elementary evaluation result • Ongoing work
Motivation • attacks are commonplace, identifying them rapidly and accurately is critical • Existing network intrusion detection systems (IDS) are insufficient for the following two reasons. • First, they are mostly host-based or located on low-end routers, and not scalable to high-speed networks. • Second, most of the existing approaches are signature based, which cannot detect unknown network attacks.
Motivation (cont.) • Statistical IDS • Most of them based on overall traffic, cannot do further migration even they find some anomalies. • Most of them cannot detect SYN flooding and different types of port scans simultaneously • Call for High Speed network detection solution (DARPA research agenda)
Related works • SYN flooding detection • Change point monitoring (CPM) • Port Scan detection • Threshold Random work (TRW) • Very Fast Containment of Scanning Worms • Both • Partial Completion Filters (PCF)
Our approach – threat model • Target • SYN flooding • Port scan • Horizontal scan • Vertical scan • Metrics • SYN – SYN/ACK • SYN – FIN • IP header fields • DIP, SIP, Dport, Sport
Our approach – System design • Reversible Sketch • Forecast model (EMWA, Holt-winter) • 2D Sketch
… h1(k) 0 1 K-1 1 … hj(k) j hH(k) … H Our approach – reversible sketch • RS(Key, value)
Our approach – detection algorithm • RS((DIP, Dport), SYN-SYN/ACK) • RS((SIP, DIP), SYN-SYN/ACK) • RS((SIP, Dport), SYN-SYN/ACK)
2D sketch Structure of 2D sketch Example UPDATE
Elementary evaluation result • Threshold – Knee point • Data Set – NU data 536M flow (3.48TB) • Sketch vs. Non-Sketch (FP=2.34%, FN=0.5%) • Speed test (11M insertion/seconds) • Memory consumption (9MB) • Validation with other approaches
Ongoing work • IP Mangling of RevSketch • Reduce false positive • Validation with other approaches • Manual validation • Holt-Winter result