1 / 7

ISO15693 Analysis

ISO15693 Analysis. Erick Macias. Problem Overview. ISO15693 Read Inventory: 2 extra dummy bytes were read through the SPI interface from the TRF796x. The problem was successfully recreated on the TRF7961 EVM as shown in the next slide. . Original ISO15693 Read Inventory. Root Cause.

flint
Download Presentation

ISO15693 Analysis

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. ISO15693 Analysis Erick Macias TI Confidential - Internal Only

  2. Problem Overview • ISO15693 Read Inventory: • 2 extra dummy bytes were read through the SPI interface from the TRF796x. • The problem was successfully recreated on the TRF7961 EVM as shown in the next slide.

  3. Original ISO15693 Read Inventory Root Cause Extra 2 0’s

  4. Modified ISO15693 Read Inventory Modified SPI.c

  5. Required Changes • SPI.c modifications: • Remove the reading of extra 2 bytes in SpiReadCont(). • Reset the SPI module before modifying the control registerNote: When the MCU was not resetting the SPI module it was causing the MOSI line to stay high till the next clock cycle.

  6. Required Changes (cont.) • trf796x.c modifications: • Read the FIFO status register before reading the FIFO registerNote: The TRF796x has a FIFO (12 bytes long), thus when the interrupt would fire with an IRQ status value of 0x60 – the TRF796x has received data (9 bytes) into the FIFO, but is not complete yet. However, I would recommend to read the FIFO status register first, to ensure that we read the FIFO based on the FIFO status register.

  7. Thank you

More Related