1 / 48

CS25410

CS25410. Memory Machine Code. Common types of non-rotating memory (1). RAM Random Access Memory In reality, read/write memory This is usually volatile , meaning it forgets its contents when the power is turned off Magnetic core retains memory without power ROM Read Only Memory

frayne
Download Presentation

CS25410

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. CS25410 Memory Machine Code

  2. Common types of non-rotating memory (1) RAM Random Access Memory In reality, read/write memory This is usually volatile, meaning it forgets its contents when the power is turned off Magnetic core retains memory without power ROM Read Only Memory This is non-volatile, and is written onto the device permanently in the factory

  3. Common types of memory (2) PROM Programmable Read Only Memory This is non-volatile, and is written once by the user. It cannot be written to a second time EPROM Erasable PROM This is a type of PROM that can be erased and then re-programmed. Erasing is usually done by exposure to UV light

  4. Common types of memory (3) EEPROM Electrically Erasable PROM This is another type of PROM that can be erased and then re-programmed. This time, erasing can be done electronically in-circuit, by applying a high voltage FLASH memory An improved EEPROM that is cheaper, faster and has a higher density (so can store more)

  5. Important Memory Attributes (1) Size The total storage capacity, usually measured in Megabits or Megabytes (increasingly, Gigabytes) Organisation The number of locations, and the number of bits per location. The size in bits is the product of these two (e.g. 1M×32 = 32 Megabits, or 4 Megabytes in 1 million 32-bit words)

  6. Important Memory Attributes (2) Speed How quickly memory can respond to a read or write command; often called access time, and quoted in nanoseconds (e.g. 70 ns memory) Power consumption How much electricity it consumes, e.g. in milliwatts per megabyte. This is important for battery-powered computers. Faster memory consumes more power

  7. 0110101001011010110101010110100010110101010101010001011010100101101011011011011010101001100101010101101010101010100101010010011101011011001101011010101001011010110101010110100010110101010101010001011010100101101011011011011010101001100101010101101010101010100101010010011101011011001101011011101010010110101101010101101000101101010101010100010110101001011010110110110110101010011001010101011010101010101001010100100111010110110011010110101101010010110101101010101101000101101010101010100010110101001011010110110110110101010011001010101011010101010101001010100100111010110110011010110101101010010110101101010101101000101101010101010100010110101001011010110110110110101010011001010101011010101010101001010100100111010110110011010110110011010110010010110110110010010110101010101010001001010101011010101010101001010100100111010110110011010010110101010101010001001010101011010101010101001010100100111010110100101101010101010100010010101010110101010101010010101001001110101101101001101100101001101010010110101101010101101000101101010101010100010110101001011010110110110110101010011001010101011010101010101001010100100111010110110011010110101010010110101101010101101000101101010101010100010110101001011010110110110110101010011001010101011010101010101001010100100111010110110011010110111010100101101011010101011010001011010101010101000101101010010110101101101101101010100110010101010110101010101010010101001001110101101100110101101011010100101101011010101011010001011010101010101000101101010010110101101101101101010100110010101010110101010101010010101001001110101101100110101101011010100101101011010101011010001011010101010101000101101010010110101101101101101010100110010101010110101010101010010101001001110101101100110101101100110101100100101101101100100101101010101010100010010101010110101010101010010101001001110101101100110100101101010101010100010010101010110101010101010010101001001110101101001011010101010101000100101010101101010101010100101010010011101011011010011011001010 Machine Code The commands the CPU understands

  8. Machine Code Definition: A set of binary codes that are recognised and executed directly by a particular CPU

  9. Machine Instructions • An individual machine code is called a Machine Instruction • e.g. the machine instruction to add 1 to the value in accumulator A is 01001100 (or 4C if you prefer it in hex) • The set of all codes recognised by a particular CPU is known as its Instruction Set

  10. Machine Instructions • A typical machine instruction consists of an operation code (op-code), which specifies what operation the CPU is to do, plus a number of arguments, which specify what data the CPU is to operate on • e.g. the machine instruction to add 2 to the value in accumulator A is 10001011 00000010

  11. What do/can machine instructions do? We can group the instructions according to function. The groups given here are generally applicable to most instruction sets (i.e. they apply to the machine code for most types of processor)

  12. Instructions: data transfer • From where, to where? • load (e.g. from memory to a register) • store (e.g. from a register to memory) • move (e.g. from register to register) • …

  13. Instructions: computations • The arithmetic and logical operations, normally carried out by the ALU • What might this include? • add • subtract • increment • invert bits … and more

  14. Instructions: flow control • A computer program is not a lot of use without loops, functions, etc. • We need to have machine codes to control the flow of execution through a machine code program • Branching, jumping to subroutines, returning from subroutines

  15. Instructions: others • You’ll come across other types of instruction as the course proceeds • The bulk, however, fall into the three categories already mentioned: • Data transfer • Computations • Flow control

  16. The Programmer’s Model • This is the way a programmer needs to view the CPU • As a programmer, you don’t necessarily need to know about what we’ve learnt before regarding the internals but you need to know what’s sometimes termed the Programmer’s Model of the CPU

  17. LC-3 Microcomputer • Programmer’s Model

  18. LC-3 Overview: Memory and Registers • Memory • address space: 216 locations (16-bit addresses) • addressability: 16 bits

  19. Registers • temporary storage, accessed in a single machine cycle • accessing memory generally takes longer than a single cycle • eight general-purpose registers: R0 - R7 • each 16 bits wide • how many bits to uniquely identify a register? • other registers • not directly addressable, but used by (and affected by) instructions • PC (program counter), condition codes

  20. LC-3 Overview: Instruction Set • Opcodes • 15 opcodes • Operate instructions: ADD, AND, NOT • Data movement instructions: LD, LDI, LDR, LEA, ST, STR, STI • Control instructions: BR, JSR/JSRR, JMP, RTI, TRAP • some opcodes set/clear condition codes, based on result: • N = negative, Z = zero, P = positive (> 0)

  21. Instruction Set 2 • Data Types • 16-bit 2’s complement integer • Addressing Modes • How is the location of an operand specified? • non-memory addresses: immediate, register • memory addresses: PC-relative, indirect, base+offset

  22. Operate Instructions • Only three operations: ADD, AND, NOT • Source and destination operands are registers • These instructions do not reference memory. • ADD and AND can use “immediate” mode,where one operand is hard-wired into the instruction.

  23. NOT (Register) Note: Src and Dstcould be the same register.

  24. this zero means “register mode” ADD/AND register

  25. this one means “immediate mode” ADD/AND (Immediate) Note: Immediate field issign-extended.

  26. Using Operate Instructions • With only ADD, AND, NOT… • How do we subtract? • Subtract: R3 = R1 - R2 • Take 2’s complement of R2, then add to R1. • (1) R2 = NOT(R2) • (2) R2 = R2 + 1 • (3) R3 = R1 + R2 • How do we OR? • OR: R3 = R1 OR R2 • Use DeMorgan’s Law -- invert R1 and R2, AND, then invert result. • (1) R1 = NOT(R1) • (2) R2 = NOT(R2) • (3) R3 = R1 AND R2 • (4) R3 = NOT(R3) • How do we copy from one register to another? • Register-to-register copy: R3 = R2 • R3 = R2 + 0 (Add-immediate) • How do we initialize a register to zero?

  27. Work arounds How do we OR? • OR: R3 = R1 OR R2 • Use DeMorgan’s Law -- invert R1 and R2, AND, then invert result. • (1) R1 = NOT(R1) • (2) R2 = NOT(R2) • (3) R3 = R1 AND R2 • (4) R3 = NOT(R3) How do we copy from one register to another? • Register-to-register copy: R3 = R2 • R3 = R2 + 0 (Add-immediate)

  28. How do we initialize a register to zero? • Initialize to zero: R1 = 0 • R1 = R1 AND 0 (And-immediate)

  29. Data Movement Instructions • Load -- read data from memory to register • LD: PC-relative mode • LDR: base+offset mode • LDI: indirect mode • Store -- write data from register to memory • ST: PC-relative mode • STR: base+offset mode • STI: indirect mode • Load effective address -- compute address, save in register • LEA: immediate mode • does not access memory

  30. PC-Relative Addressing Mode • Want to specify address directly in the instruction • But an address is 16 bits, and so is an instruction! • After subtracting 4 bits for opcodeand 3 bits for register, we have 9 bits available for address. • Solution: • Use the 9 bits as a signed offset from the current PC. • 9 bits: • Can form any address X, such that: • Remember that PC is incremented as part of the FETCH phase; • This is done before the EVALUATE ADDRESS stage.

  31. LD (PC-Relative) The instruction loads data from PC plus the offset on bits 0-8

  32. ST (PC-Relative) The instruction stores data from PC plus the offset on bits 0-8

  33. Indirect Addressing Mode • With PC-relative mode, can only address data within 256 words of the instruction. • What about the rest of memory? • Solution #1: • Read address from memory location,then load/store to that address. • First address is generated from PC and IR(just like PC-relative addressing), thencontent of that address is used as target for load/store.

  34. LDI (Indirect) An address is formed as in the LD and ST forms. BUT the address pointed at contains the address of the operand. Therefore operand can be anywhere in memory. Likewise for STI to store anywhere in memory

  35. Base + Offset Addressing Mode • With PC-relative mode, can only address data within 256 words of the instruction. • What about the rest of memory? • Solution #2: • Use a register to generate a full 16-bit address. • 4 bits for opcode, 3 for src/dest register,3 bits for base register -- remaining 6 bits are usedas a signed offset. • Offset is sign-extended before adding to base register.

  36. LDR (Base+Offset) This instruction use a register to hold base address (16bit) and adds offset to base. Loads contents pointed to by base + offset

  37. STR (Base+Offset) This instruction use a register to hold base address (16bit) and adds offset to base. Stores contents of source in location pointed to by base + offset

  38. Load Effective Address • Computes address like PC-relative (PC plus signed offset) and stores the result into a register. • Note: The address is stored in the register, not the contents of the memory location.

  39. LEA (Immediate) Destination will contain address of PC +1 +/- offset.

  40. Example opcode

  41. Control Instructions • Used to alter the sequence of instructions(by changing the Program Counter) • Conditional Branch • branch is taken if a specified condition is true • signed offset is added to PC to yield new PC • else, the branch is not taken • PC is not changed, points to the next sequential instruction • Unconditional Branch (or Jump) • always changes the PC • TRAP • changes PC to the address of an OS “service routine” • routine will return control to the next instruction (after TRAP)

  42. Condition Codes • LC-3 has three condition code registers:N -- negativeZ -- zeroP -- positive (greater than zero) • Set by any instruction that writes a value to a register(ADD, AND, NOT, LD, LDR, LDI, LEA) • Exactly one will be set at all times • Based on the last instruction that altered a register

  43. Branch Instruction • Branch specifies one or more condition codes. • If the set bit is specified, the branch is taken. • PC-relative addressing:target address is made by adding signed offset (IR[8:0])to current PC. • Note: PC has already been incremented by FETCH stage. • Note: Target must be within 256 words of BR instruction. • If the branch is not taken,the next sequential instruction is executed.

  44. BR (PC-Relative) What happens if bits [11:9] are all zero? All one?

  45. Using Branch Instructions • Compute sum of 12 integers. (Numbers start at location x3100. Program starts at location x3000 • . R1  x3100R3  0R2  12 R2=0? R4  M[R1]R3  R3+R4R1  R1+1 R2  R2-1 NO YES

  46. Sample Program

  47. JMP (Register) • Jump is an unconditional branch -- always taken. • Target address is the contents of a register. • Allows any target address.

  48. TRAP • Calls a service routine, identified by 8-bit “trap vector.” • When routine is done, PC is set to the instruction following TRAP.

More Related