1 / 13

Scaling The Speedup of multi-core chips based on Amdahl’s law

Scaling The Speedup of multi-core chips based on Amdahl’s law. A.V. Bogdanov , Kyaw Zaya. DUBNA, 2012. Speedup in parallelism. Architecture of the machines Operation Systems Memory and processor resources Number of processor Problem size The use of algorithms.

gerard
Download Presentation

Scaling The Speedup of multi-core chips based on Amdahl’s law

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Scaling The Speedup of multi-core chips based on Amdahl’s law A.V. Bogdanov, KyawZaya DUBNA, 2012

  2. Speedup in parallelism • Architecture of the machines • Operation Systems • Memory and processor resources • Number of processor • Problem size • The use of algorithms

  3. Constant problem size scaling • Independent on number of processors • Using Amdahl's Law as an argument against massively parallel processing is not valid • The serial percentage is not practically obtainable

  4. Where, N - number of processors α - The proportion of successive calculations β, γ - parameters characterizing of the network -.

  5. Types of multi-core chips Symmetric multi-core chip Asymmetric multi-core chip Dynamic multi-core chip

  6. Symmetric multi-core chip Processor Processor Processor Processor I/O Memory Where, (f)= software fraction that is parallelizable n= the total number of BCE (base core equivalents) r= number of BCE on a kernel Perf(r)= performance of r number cores

  7. Asymmetric multi-core chip Private memory Private memory Processor Processor Common Memory I/O

  8. Dynamic multi-core chip Sequential mode Parallel mode

  9. Specificationsof T-Platforms Cluster

  10. Figure. Speedup Testing on T-Platforms Cluster

  11. Benchmarking the T-Platforms Cluster The test result of NPB LU Class C

  12. Conclusion • New Technologies and Architectures • Clustering problems • Modifications on new types of processor

  13. Thank You

More Related