1 / 9

Today’s Lab

Today’s Lab. Start working with Xilinx [pronounced: Zy-links] ISE design suite Create new project Enter code Synthesize code Simulate code. Half Adder. AND to arrive at Carry XOR to arrive at Sum. Half Adder Verilog Code. module half_adder (A, B, Sum, C_out); input A, B;

gerard
Download Presentation

Today’s Lab

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Today’s Lab • Start working with Xilinx [pronounced: Zy-links] ISE design suite • Create new project • Enter code • Synthesize code • Simulate code

  2. Half Adder • AND to arrive at Carry • XOR to arrive at Sum

  3. Half Adder Verilog Code module half_adder (A, B, Sum, C_out); input A, B; output Sum, C_out; xor (Sum, A, B); and (C_out, A, B); endmodule

  4. Creating a New Project

  5. New Project Options

  6. Create the Verilog file

  7. Synthesize Verilog File

  8. Schematic view

  9. Simulation Waveforms

More Related