1 / 49

Digital Design Flow

Digital Design Flow. Using Mentor Graphics Tools. Presented by: Sameh Assem Ibrahim. 16-October-2003. Objectives. Learn the digital design flow starting from VHDL down to physical device verification. Be familiar with the basics of downloading a design into an FPGA and testing it.

gianna
Download Presentation

Digital Design Flow

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Digital Design Flow Using Mentor Graphics Tools Presented by: Sameh Assem Ibrahim 16-October-2003

  2. Objectives • Learn the digital design flow starting from VHDL down to physical device verification. • Be familiar with the basics of downloading a design into an FPGA and testing it. • Learn Mentor Graphics Tools: - FPGA Advantage 5.x : - HDL Designer Series (Design Entry) - ModelSim (Simulation) - Leonardo Spectrum (Synthesis) • Learn Xilinx Tools: - ISE Alliance (Placement and Routing) - iMPACT (Design Downloading into FPGA)

  3. Digital Design Flow FPGA ASIC HDL Designer Series (Design Entry) fail ModelSim (VHDL Simulation) VHDL netlist and SDF file for timing simulation VHDL netlist & VITAL Post synthesis verification Leonardo Spectrum (FPGA or ASIC synthesis) Xilinx Alliance (FPGA Implementation) ENIREAD & SG (Format conversion) (Schematic generation) Download design to FPGA chip Design Architect (Schematic editing) fail Testing

  4. Digital Design Flow ASIC DVE (Viewpoints generation) IC station (Autoplace, Autoroute, DRC, LVS, netlist and parasitics extraction) SPICE netlist QuickSim (Digital simulation with delays) Mach TA/PA (Timing and Power analysis) fail GDSII format to foundry

  5. Design Entry • Using HDL Designer Series. • First step is to create a design library. • Design entry can either be Top-Down or Bottom-Up. • Five different design entry methods are available: - VHDL / Verilog - Truth Table - Flow Charts - State Machines - Block Diagrams

  6. Creating the Design Library (1) Run HDL Designer Series: > Start > All Programs > FPGA Advantage 5.x > Design > HDL Designer Design Entry

  7. Creating the Design Library (2) Library Name Library Folder Press OK and Open Library to create designs Design Entry

  8. Creating the Design Design Entry

  9. VHDL Entry (1) Design Entry

  10. VHDL Entry (2) Library Name Entity Name Architecture Name Design Entry

  11. VHDL Entry (3) Save Entity is written here Architecture is written here Design Entry

  12. Truth Table Entry (1) Blue = Input Yellow = Output Right click to add or remove columns Design Entry

  13. Truth Table Entry (2) Save Design Entry Enter required inputs and outputs

  14. Truth Table Entry (3) Architecture Name Library Name Entity Name Yet an entity is still required Design Entry

  15. Truth Table Entry (4) Design Entry

  16. Truth Table Entry (6) Library Name Design Entry Truth Table Entity Name

  17. Truth Table Entry (7) Design Entry

  18. Truth Table Entry (8) Generate HDL Design Entry

  19. Flow Chart Entry Generate HDL Save Flow Stat Point Action End Point An Entity is required Design Entry

  20. State Diagram Entry • Mainly Used for Controllers (Finite State Machines “FSM”) Generate HDL Add state Start state 1st one added Add transition Double click to add action Design Entry Double click to add transition condition

  21. Block Diagram Entry (1) I/O ports Connectors Adding a block (for Top-Down designs) Adding a component (for Bottom-Up designs) Adding a moduleware (a library of VHDL blocks) Block Diagram Editor Design Entry

  22. Block Diagram Entry (2) • Adding a component Browse for your libraries here Browse for your components here Then drag to your Block diagram Design Entry

  23. Block Diagram Entry (3) • Adding a modulware Design Entry

  24. Block Diagram Entry (4) Design Entry Example of a Block Diagram

  25. Test Benches • Test benches are generated automatically as a block diagram with a tester and a block under test. • The tester is a VHDL file with the entity already specified, only the test waveforms are required. Design Entry

  26. Simulation • Using ModelSim. • The created testbench can be used. • Test Waveforms can be created within the program. • Outputs can be checked either as waveforms or as a list of numbers.

  27. Starting ModelSim • Select the design to be simulated and then press • Compilation is done and then ModelSim starts. Simulation

  28. ModelSim Windows Simulation

  29. Using ModelSim (1) Simulation

  30. Using ModelSim (2) Simulation

  31. Using ModelSim (3) Select a signal and either use Force for a specific input or Clock for a periodic signal Simulation

  32. Using ModelSim (4) Run simulation Time of simulation in ns Simulation

  33. Synthesis • Using Leonardo Spectrum. • A technology dependent step. • Either ASICs or FPGAs can be targeted. • Various output formats can be obtained (VHDL/SDF/EDIF)

  34. Running Leonardo Spectrum Click on the synthesizer button Select your design unit Synthesis

  35. Choose what to optimize for and whether to preserve hierarchy or not Choose your device Choose your speed grade Check insert I/0 pads Choose your device family Choose your wiring table Adjusting Synthesis Flow Synthesis

  36. Press Run Flow Generating the EDIF File The EDIF file is created in this path Synthesis

  37. Other Outputs (1) Synthesis RTL Schematic Technology Schematic

  38. Other Outputs (2) VHDL & SDF Area Report Synthesis

  39. Xilinx ISE4.2i Flow • The input to the flow is the EDIF file from Leonardo Spectrum. • The output is a bit file to be downloaded into the FPGA. • Steps are: - Mapping the design blocks into the FPGA design units. - Placement and Rouing of these units. - Genration of the bit file and downloading it to the FPGA. • An FPGA programmer kit must be present, connected to the PC and with a manual at hand to know pins configuration.

  40. Creating a New Project (1) Design Implementation

  41. Creating a New Project (2) Insert the path you want to create the project in Insert the name of the project Add data related to device family, the device itself, and the design flow used Design Implementation

  42. Creating a New Project (3) Choose whether to add the EDIF netlist or to add a copy from it Design Implementation

  43. Implementing the Design There are 3 steps for implementing the design: • Translating the EDIF netlist into primitives. • Mapping these primitives into their technology dependent counterpart. • Placing and routing these technology primitives. Design Implementation

  44. Translating the Design (1) Translates the EDIF and gives a report declaring success of translation or gives warnings and errors. Generates a post translation model that can be in VHDL format for a first step back annotation Design Implementation

  45. Choose VHDL Format Choose properties VHDL File Name Translating the Design (2) Right click on this tab Design Implementation

  46. Mapping the Design Maps the primitives into technology primitives and generates a report. Generates a VHDL as before. Design Implementation

  47. Placement and Routing of the Design Design Implementation

  48. Programming the FPGA Generates the programming bit file for the FPGA Generates a file to be loaded into the PROM (if present in the kit) Downloads the design into the FPGA (iMPACT software) Design Implementation

  49. Thanks • Special thanks go to • Eng. Sameh Talal (Aiat Co.) • Eng. Ahmed Mohsen • For their help in preparing the material for this presentation.

More Related