320 likes | 497 Views
The Usage of Focused Ion Beam(FIB) and Other Diagnostic Equipment to Reduce Cycle Time and Cost on System-on-Chip(SoC) Designs. Raymond Lee, Tongxin Lu and Patrick Wolpert FIB International, Inc. Santa Clara California USA. FIB Introduction. DUT. lens 2 (objective). octopole 2. octopole 1.
E N D
The Usage of Focused Ion Beam(FIB) and Other Diagnostic Equipment to Reduce Cycle Time and Cost on System-on-Chip(SoC) Designs. Raymond Lee, Tongxin Lu and Patrick Wolpert FIB International, Inc. Santa Clara California USA
DUT lens 2 (objective) octopole 2 octopole 1 Faraday cup quadrupole 2 blanker aperture quadupole 1 lens 1 (condensor) extractor suppressor emitter Column Design
Theory of Operation Die Process Chemistry Injector + + Ion Beam
What is a Mill? • Ion Sputtering • Gas Enhanced Milling • Aspect Ratio • Beam Tail • Re-deposition • Acceleration Energy
What is a Deposition? • Ion Induced Deposition • Possible Metals • Pt, W, Au, Mo, Al, Etc. • Possible Insulators- Sio2 • Over Spray • Resistance and Resistivity • Gas Nozzle
CAD Navigation FIB Image with CAD Layout Overlay CAD Layout Graphic Superposition and local registration of top CAD layers to the FIB image corrects for stage errors and allows accurate location of invisible buried conductors.
IC Repair Instruction set for repair site 1 Edit at repair site 1 Gray frame shows area in Figure 2. Note only M4 is visible.
Probe Point with I-Dep Protection 6M device, probe-point to M2 I-Dep
Probes in Chamber Applications Analog & Mixed Signal Probing Applications: DC levels and small AC can be captured Effect on Word line boost voltage proven with Analog m-Probes Delay achieved with FIB Modification
Probes in Chamber Applications Probe radius < 0.2 micron Characterization Application: Multiple probes can be manipulated in a narrow field
How to pick FIB location in order of importance • 1. Use upper level metal instead of lower level metal. • 2. Find the most open area for connection and cuts. • 3. Layout the FIB using the shortest connection possible without overlapping any connections. • 4. Keep connection routing as far apart as practical. • 5. Provide detailed plot of the area of FIB work in software format if possible or at least in color printouts with alignment coordinates. • 6. Keep modifications as simple as possible. (Remember the odds are working against you.)
Sample Edit M O L N C A B D G H E J I K F P Q Vss Vdd
Coordinates X Y X Y A 2134 4313 B 2139 4317 C 2143 4319 D 2015 2034 E 2016 2037 F 2018 2035 G 4042 2343 H 4043 2347 I 4044 2345 J 2016 2034 K 4043 2343 L 2145 4322 M 2145 4324 N 2129 4319 O 2129 4321 P 2084 1892 Q 3954 1883
M L O C N B A E H F D J I G K P Q Not To Scale Sample Edit
Spare Gate Layout VSS VSS VSS Input
VSS VSS VSS Input Spare Gate Layout
Trade Offs • Accessibility versus Performance • Difficulty versus Time • Complexity versus Functionality • Yield versus Cost
0.25 um 0.5 um 5 um Figure A: Aspect Ratio 20:1 Aspect Ratio Calculation
5 um 5 um Figure B: Aspect Ratio 1:1 Aspect Ratio Calculation
5 um 5 um Figure C: Aspect Ratio 3:1 Aspect Ratio Calculation
New Technical Challenges Copper, Low K, and Flipchip
Copper Lines and Vias FIB image of copper vias SEM image of copper vias
Metal Re-growth Effect Metal Exposure Metal Cut Metal Re-growth