1 / 4

Fenix ASIC Layout

Fenix ASIC Layout. 38k gates 16 rams, 256x27bits Size 7.5mm x 7.5mm Pin count ~200 Package and pinout needs confirmation Clock tree ~350ps Boundary scan included No scan-path (yet?) Known current DRC problems (fixable?). Fenix Layout Detail. Fenix Synthesis and Place and Route Flow.

hachi
Download Presentation

Fenix ASIC Layout

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Fenix ASIC Layout 38k gates 16 rams, 256x27bits Size 7.5mm x 7.5mm Pin count ~200 Package and pinout needs confirmation Clock tree ~350ps Boundary scan included No scan-path (yet?) Known current DRC problems (fixable?)

  2. Fenix Layout Detail

  3. Fenix Synthesis and Place and Route Flow Other issues: LVS and DRC steps SRAM testing Embedded self-test

  4. Fenix Simulation and Conformity Check Other issues: Test vector generation Packaging Bonding diagram Test strategy (both packaged and PCB)

More Related