1 / 10

An Analytical Model Relating FPGA Architecture Parameters to Routability

An Analytical Model Relating FPGA Architecture Parameters to Routability. Joydip Das, Steve Wilton University of British Columbia. Funded by Altera and NSERC. Why do we need analytical model for FPGA architecture design?. Challenge 4: How to do better?. Challenge 1:

hamish
Download Presentation

An Analytical Model Relating FPGA Architecture Parameters to Routability

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript


  1. An Analytical Model Relating FPGA Architecture Parameters to Routability Joydip Das, Steve Wilton University of British Columbia Funded by Altera and NSERC

  2. Why do we need analytical model for FPGA architecture design?

  3. Challenge 4: How to do better? Challenge 1: Obtaining Suitable Benchmarks Challenge 3: Many Iterations Challenge 2: Creating Experimental CAD Tools Challenge 5:When we are done, how good is the result? Traditional Experimental Approach & Challenges

  4. Can we supplement the experimental approach with analytical techniques?

  5. Overview of Analytical Model Lookup-table size, Routing parameters, etc Area on FPGA Number of 2-input gates

  6. Accelerating FPGA Architecture Design Analytical Model to Accelerates Architecture Design

  7. This Work: • We model the Routability as a function of Routing Fabric • Very few works relate Routability to Routing Parameters: • Brown et al. [1992] models routability for detailed router • We model routability for global/detailed router [Pathfinder] • We use Brown’s equations (with necessary modifications) and graph-theoric techniques [Shantikumar '87, '88]to upper-bound the routability

  8. This Work: • Fast Routability Model will allow FPGA Architects to: • Investigate wide range of routing fabrics • Investigate area-delay trade-off in a timely manner

  9. Validation Results • Our model follows the trends of VPR • Our model overestimates VPR Results

  10. Summary Key Result: It is possible to model the routability for an FPGA global/detailed router using analytical equations This Talk: • Presents such a model for Routability as a Function of Routing Fabric • Presents the Validation Results

More Related