1 / 16

Intel 80286

Intel 80286. Features of 80286. 24-bit address bus. Able to address 16MB of physical memory. 1GB of virtual memory. It has a MMU[memory management unit] It operates in 2 modes Real address mode Protected virtual address mode. BLOCK DIAGRAM OF 80286. 1)Address unit 2)Bus unit

ilori
Download Presentation

Intel 80286

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Intel 80286

  2. Features of 80286 • 24-bit address bus. • Able to address 16MB of physical memory. • 1GB of virtual memory. • It has a MMU[memory management unit] • It operates in 2 modes • Real address mode • Protected virtual address mode

  3. BLOCK DIAGRAM OF 80286 • 1)Address unit • 2)Bus unit • 3)Instruction unit • 4)Execution unit

  4. ADDRESS UNIT • The address unit calculates the physical address of instructions & data. • The address computed by AU is handed over to BU. The address unit calculates the physical address of instructions & data. The address computed by AU is handed over to BU.

  5. BUS UNIT • It fetches instruction bytes from the memory. • Instructions are fetched in advance[Instruction Pipelining]. • These fetched instructions are arranged in a 6-byte prefetch queue The address unit calculates the physical address of instructions & data. The address computed by AU is handed over to BU.

  6. INSTRUCTION UNIT • The 6-byte pre fetch queue forwards the instructions arranged in it to the IU. • It accepts instructions from prefetch queue & an instruction decoder decodes them one by one. • Decoded instructions are latched onto a decoded instruction queue. The address unit calculates the physical address of instructions & data. The address computed by AU is handed over to BU.

  7. EXECUTION UNIT • The o/p of the decoding circuit is given to EU which is responsible for executing the instructions received from the decoded instruction queue. • ALU carries all the arithmetic & logic operations. The address unit calculates the physical address of instructions & data. The address computed by AU is handed over to BU.

  8. GooD MORNING 2 ALL…

More Related