1 / 14

Stop Watch

Stop Watch. Sean Hicks Dongpu Jin ELEC 307 Project 2 Instructor: Alvaro Pinto April/12/2011. Overview. Background and Theory Specification Explanation Summary Work to Be Done Conclusion. Background and Theory. We are modeling a stop watch using a FPGA board.

ilya
Download Presentation

Stop Watch

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Stop Watch Sean Hicks Dongpu Jin ELEC 307 Project 2 Instructor: Alvaro Pinto April/12/2011

  2. Overview • Background and Theory • Specification • Explanation • Summary • Work to Be Done • Conclusion

  3. Background and Theory • We are modeling a stop watch using a FPGA board. • This stop watch has the most commonly used functionalities: • Count, Pause and Reset.

  4. Background and Theory • This is a hardware and software co-design project. • Models are written in VHDL. • Individual model and the entire system will be tested using simulators. • Design will be implemented on a FPGA board.

  5. Specification • Hardware: • Altera DE II board with: • Cyclone II FPGA • On board 50MHz internal clock • On board seven segments LEDs • On board push buttons • Software: • AlteraQuartus • ModelSim • VHDL

  6. Specification 50MHz Clock FPGA 7-Seg LEDs Push buttons

  7. Explanation • Primarily Design: • Behavioral Model • State Transition

  8. Explanation • We have tested this model using ModelSim, and it works fine.

  9. Explanation • This model does not work in Quartus. So we moved to develop a Structural Model. • Inputs: • reset, run, pause, 50MHz internal clock. • Outputs: • five 7-segment LEDs display each digits.

  10. Explanation • Components: • 10Hz Clock Converter, mod 10 counter, mod 6 counter, 7-seg decoder.

  11. Summary • Each component and the entire system has been tested using waveform in Quartus. • The entire system also has been tested on FPGA.

  12. Work to Be Done • We have done the experiment part of this project. • Just need to write the report.

  13. Conclusion • This concludes our presentations of Project 2- Stop Watch. • Any questions?

  14. Conclusion • Thanks for your attention!

More Related