1 / 3

Memory CTL Sub Teams

Memory CTL Sub Teams. Proposed Milestones and Timeline. Pin Level Functions. Members Sirinvas (Leader), Karen, Nicco Scope: Define CTL construct to describe all memory pins that may affect memory test to enable seamless integration of Test Pin Information Pin Name Pin Range [L..R]

iren
Download Presentation

Memory CTL Sub Teams

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Memory CTL Sub Teams

  2. Proposed Milestones and Timeline

  3. Pin Level Functions • Members • Sirinvas (Leader), Karen, Nicco • Scope: • Define CTL construct to describe all memory pins that may affect memory test to enable seamless integration of Test • Pin Information • Pin Name • Pin Range [L..R] • Direction (Input, Output, InOut) • Logical Port relationship • Polarity (Active High/Low) • Pin Function Data, Address, BistClock, ReadEnable, WriteEnable, ReadWriteEnable, MasterClock, BistEnable, SlaveClock, ScanClock, GroupWriteEnable, GroupReadWriteEnable, (None), Open, OutputEnable, ScanTest, ByPassEnable, MemSelect, ShiftEnable, Active, CAS, RAS, Refresh, ECCDisable, PipelineEnable, [User defined], CAMComparandInput, CAMComparandMask, CAMCompareEnable, CAMMatchOutput, CAMMatch, CAMMultiHit, CAMMatchAddress; ECCEnable, ECCTestInput, ECCDataOutput, ECCOuputEnable, <Repair Related Functions>, <Timing Margin Related Functions>, <ECC Correction>, <ECC Error>, <Power Down Functions>, <CAM Reset>, <Scan Clock Enable>, <Sync bypass Clock>, <MRAMs pin functions>, <Flash Memory Pin Functions>, <External memory pins>, <NVM pins>, • Mile Stone: Draft Document by Feb 2007

More Related