1 / 9

EFW DFB Peer Review – FPGA Design Verification

EFW DFB Peer Review – FPGA Design Verification. Magnus Karlsson 2009 Sept 10. Overview. FPGA Design Verification Methodology Module and Chip Level Verification Verification Process FPGA Debug on DFB. 2. FPGA Design Verification Methodology. Verification performed independent of design

ivan-dudley
Download Presentation

EFW DFB Peer Review – FPGA Design Verification

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. EFW DFBPeer Review – FPGA Design Verification Magnus Karlsson 2009 Sept 10

  2. Overview FPGA Design Verification Methodology Module and Chip Level Verification Verification Process FPGA Debug on DFB 2

  3. FPGA Design Verification Methodology Verification performed independent of design Verification performed at the module & chip levels Assertion Based Verification (ABV) Constrained-random verification Code Coverage used to quantify verification 3

  4. Module & Chip Level Verification Will contain an updated version of the DFB FPGA block diagram once available 4

  5. Chip Level Verification 5

  6. Module Level Verification 6

  7. Verification Process 7

  8. FPGA Debug on DFB 8

  9. FPGA Design Verification QUESTIONS??? 9

More Related