1 / 14

Timing System with Two-Way Signaling cRIO-EVR

Micro-Research Finland Oy. Timing System with Two-Way Signaling cRIO-EVR. Jukka Pietarinen EPICS Meeting Padova October 2008. Micro-Research Finland Oy. Timing System Topology. Hardware Triggers/Clocks. RF input (50 MHz to 1.6 GHz). Rep. Rate Trigger Input e.g. 50 Hz TTL.

ivana
Download Presentation

Timing System with Two-Way Signaling cRIO-EVR

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Micro-Research Finland Oy Timing System with Two-Way SignalingcRIO-EVR Jukka Pietarinen EPICS Meeting Padova October 2008

  2. Micro-Research Finland Oy Timing System Topology Hardware Triggers/Clocks RF input (50 MHz to 1.6 GHz) Rep. Rate Trigger Input e.g. 50 Hz TTL Event Generator (EVG) Multimode fiber 12-Way Fan-Out 12-Way Fan-Out Event Receiver (EVR) Event Receiver (EVR) Event Receiver (EVR) Hardware Outputs 17.10.2008 jukka.pietarinen@mrf.fi

  3. Micro-Research Finland Oy Two-Way Signaling Hardware Triggers/Clocks RF input (50 MHz to 1.6 GHz) Rep. Rate Trigger Input e.g. 50 Hz TTL Event Generator (EVG) VME or CompactPCI/PXI Multimode fibers Fan-Out/Concentrator Fan-Out/Concentrator Event Receiver (EVR) Hardware inputs Event Receiver (EVR) Event Receiver (EVR) Hardware Outputs 17.10.2008 jukka.pietarinen@mrf.fi

  4. Micro-Research Finland Oy cPCI-FCT-8 17.10.2008 jukka.pietarinen@mrf.fi

  5. Micro-Research Finland Oy Fan-Out • one in – eight out fan-out • up to 2.5 Gbps SFPs with multimode transceivers (single mode for extended reach) • CDR to regenerate gigabit rate signal 17.10.2008 jukka.pietarinen@mrf.fi

  6. Micro-Research Finland Oy Concentrator • Eight in – one out • Uplink TX port is using local reference • Forwarding of • Events • Distributed bus bit • Data buffers 17.10.2008 jukka.pietarinen@mrf.fi

  7. Micro-Research Finland Oy Broadcasting Hardware Triggers/Clocks RF input (50 MHz to 1.6 GHz) Rep. Rate Trigger Input e.g. 50 Hz TTL Event Generator (EVG) Loopback Uplink port Multimode fibers Fan-Out/Concentrator Fan-Out/Concentrator Event Receiver (EVR) Hardware inputs Event Receiver (EVR) Event Receiver (EVR) Hardware Outputs 17.10.2008 jukka.pietarinen@mrf.fi

  8. Micro-Research Finland Oy Concentrator – Event Forwarding • Each RX channel has 2k event FIFO • Hold events in case of simultaneous events from several ports • Priority encoding • First come – first served • Round-robin • One event from one port → next port 17.10.2008 jukka.pietarinen@mrf.fi

  9. Micro-Research Finland Oy Concentrator – Distributed bus bits • Eight bit wide distributed bus • Each distributed bus bits from all ports is logically OR’ed together 17.10.2008 jukka.pietarinen@mrf.fi

  10. Micro-Research Finland Oy Concentrator – Data Buffer Forwarding • Each RX channel has 2 kbyte data FIFO • Forwarding starts immediately after start of reception • Latency is minimized • Priority: Round-Robin 17.10.2008 jukka.pietarinen@mrf.fi

  11. Micro-Research Finland Oy Concentrator – Latency Performance • 499.654/4 MHz Event Clock • Latency of Concentrator only (without fibre delays) 17.10.2008 jukka.pietarinen@mrf.fi

  12. Micro-Research Finland Oy CompactRIO Event Receiver • Timing receiver form factors: • VME64x 6U • PMC (PCI mezzanine) • CompactPCI/PXI 3U • Need for timing for embedded systems • MRF is working together with LANL and NI to design an Event Receiver for cRIO 17.10.2008 jukka.pietarinen@mrf.fi

  13. Micro-Research Finland Oy CompactRIO EVR prototype • SFP transceiver for event link • FPGA with high speed serial link • 10/100 ethernet for control and configuration • 64 Mbytes DDR2 memory • 2 × 16 Mbits serial flash • EEPROM • 9 to 35 VDC power supply input Challenges (when used with NI HW/LabView) • Power dissipation • Achieve required timing resolution • Achieve required data transfer capability • Control and configuration methods • cRIO • ethernet 17.10.2008 jukka.pietarinen@mrf.fi

  14. Micro-Research Finland Oy cRIO-EVR Stand-alone • 9 to 35 VDC power supply input • DSUB15 with max. 11 I/O pins, ethernet control • Lattice Mico32 (lm32) system • 32-bit soft-core CPU • 10/100 ethernet MAC • DDR2 memory controller • Work started to port RTEMS to lm32 target • Tool set compiled from sources • Binutils 2.19 (Lattice toolkit + some patches) • Gcc-3.4.4 (Lattice toolkit + some patches) • Newlib-1.16 (with RTEMS patches) • Existing lm32 port for ucLinux • Is and (most probably) will not get into kernel mainstream 17.10.2008 jukka.pietarinen@mrf.fi

More Related